Abstract: An annular shaped-charge and blasting housing and a use method thereof are provided. The annular shaped-charge and blasting housing includes a PVC segment and multiple notch grooves. Grooves are notched on a W-shaped PVC segment formed by machining. The notching angle of the groove and the spacing distance between the grooves can be adjusted according to use requirements. And, the W-shaped PVC segment after being cut may not be limited to have eight notch grooves, and the number of the notch grooves of a single one PVC segment can be adjusted according to actual working conditions. The PVC segment can be folded and closed to form the annular shaped-charge and blasting housing. Therefore, the housing of the embodiments is simple in production, the linear segment can be bended and folded by utilizing the plasticity of the PVC material. The manufacturing process of the housing is simple and feasible.

Abstract: An annular shaped-charge and blasting housing and a use method thereof are provided. The annular shaped-charge and blasting housing includes a PVC segment and multiple notch grooves. Grooves are notched on a W-shaped PVC segment formed by machining. The notching angle of the groove and the spacing distance between the grooves can be adjusted according to use requirements. And, the W-shaped PVC segment after being cut may not be limited to have eight notch grooves, and the number of the notch grooves of a single one PVC segment can be adjusted according to actual working conditions. The PVC segment can be folded and closed to form the annular shaped-charge and blasting housing. Therefore, the housing of the embodiments is simple in production, the linear segment can be bended and folded by utilizing the plasticity of the PVC material. The manufacturing process of the housing is simple and feasible.

Abstract: Techniques for multiple master devices accessing one or more slave devices via a single data bus are disclosed. According to one aspect of the techniques, a bus controller coupled between the master devices and the slave device, wherein the bus controller is configured to receive bus signals from the master devices, select one of the bus signals from one of the master devices and forwards the selected bus signal to the slave device. After the slave device receives the bus signal from the one of the master devices, the slave device sends a bus response signal to the master devices over the bus controller, and the master device from which the bus signal is selected identifies and receives the bus response signal.

Abstract: Techniques for extending memory addressing with more accessing range are disclosed. According to one aspect of the techniques, an apparatus for extending addressing space comprises a plurality of extended memories, each being allocated an unique identifier, a direct addressing memory reserving a data cell as a public identifier cell for receiving the identifier of each of the extended memories to be accessed, a decision unit determining that which one of the extended memories is to be accessed by comparing an identifier received by the public identifier cell with the identifier of each of the extended memories, and a mapping unit mapping one of the extended memories determined by the decision unit to be accessed onto the direct addressing memory so that the one of the extended memories can be indirectly accessed by directly accessing the direct addressing memory.

Abstract: Techniques for extending memory addressing with more accessing range are disclosed. According to one aspect of the techniques, an apparatus for extending addressing space comprises a plurality of extended memories, each being allocated an unique identifier, a direct addressing memory reserving a data cell as a public identifier cell for receiving the identifier of each of the extended memories to be accessed, a decision unit determining that which one of the extended memories is to be accessed by comparing an identifier received by the public identifier cell with the identifier of each of the extended memories, and a mapping unit mapping one of the extended memories determined by the decision unit to be accessed onto the direct addressing memory so that the one of the extended memories can be indirectly accessed by directly accessing the direct addressing memory.

Abstract: Techniques for multiple master devices accessing one or more slave devices via a single data bus are disclosed. According to one aspect of the techniques, a bus controller coupled between the master devices and the slave device, wherein the bus controller is configured to receive bus signals from the master devices, select one of the bus signals from one of the master devices and forwards the selected bus signal to the slave device. After the slave device receives the bus signal from the one of the master devices, the slave device sends a bus response signal to the master devices over the bus controller, and the master device from which the bus signal is selected identifies and receives the bus response signal.