Patents by Inventor Gordon W. Priebe
Gordon W. Priebe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8924835Abstract: Aspects of the disclosure pertain to a system and method for promoting improved error detection efficiency in a Content-Addressable Memory (CAM). The system and method provide CAM continuous error detection with interleave parity. The system continuously monitors for changes in cell contents and, when (e.g., as soon as) a soft error occurs, the error detection output bit for that entry will change, causing an error flag at chip level. The system can then immediately stop compare operations and rewrite the failing entry. Separate read operations are not needed to check for errors, thereby decreasing overall dynamic power usage and increasing possible search frequency for the system.Type: GrantFiled: September 27, 2012Date of Patent: December 30, 2014Assignee: LSI CorporationInventors: Gordon W. Priebe, Carl W. Swanson, David B. Grover, Christopher D. Browning
-
Patent number: 8850109Abstract: An apparatus having a first circuit and a second circuit. The first circuit may be configured to (i) parse a first data word into a first data portion and a second data portion and (ii) parse a first address into a first address portion and a second address portion. The second circuit generally has a plurality of memory blocks. The second circuit may be configured to store the second data portion in a particular one of the memory blocks using (i) the first data portion to determine the particular memory block and (ii) the first address portion to determine a particular one of a plurality of locations within the particular memory block. The data portion may not be stored in the memory blocks. The particular location may be determined independently of the second address portion.Type: GrantFiled: December 22, 2011Date of Patent: September 30, 2014Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: David B. Grover, Richard J. Stephani, Gordon W. Priebe
-
Patent number: 8773942Abstract: A memory array is divided into multiple segments, each segment having one or more rows of bitcells. Each segment has control circuitry that controls whether the segment is in an active mode or a power-saving, sleep mode. The control circuitry ensures that a segment transitions from sleep mode to active mode before a row of the segment is accessed by driving a corresponding wordline high. The control circuitry also ensures that, at the end of a row access, the wordline is driven low before the corresponding segment is transitioned from active mode to sleep mode.Type: GrantFiled: October 31, 2012Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: Richard J. Stephani, Gordon W. Priebe, Ankur Goel
-
Publication number: 20140119147Abstract: A memory array is divided into multiple segments, each segment having one or more rows of bitcells. Each segment has control circuitry that controls whether the segment is in an active mode or a power-saving, sleep mode. The control circuitry ensures that a segment transitions from sleep mode to active mode before a row of the segment is accessed by driving a corresponding wordline high. The control circuitry also ensures that, at the end of a row access, the wordline is driven low before the corresponding segment is transitioned from active mode to sleep mode.Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Applicant: LSI CORPORATIONInventors: Richard J. Stephani, Gordon W. Priebe, Ankur Goel
-
Publication number: 20140089769Abstract: Aspects of the disclosure pertain to a system and method for promoting improved error detection efficiency in a Content-Addressable Memory (CAM). The system and method provide CAM continuous error detection with interleave parity. The system continuously monitors for changes in cell contents and, when (e.g., as soon as) a soft error occurs, the error detection output bit for that entry will change, causing an error flag at chip level. The system can then immediately stop compare operations and rewrite the failing entry. Separate read operations are not needed to check for errors, thereby decreasing overall dynamic power usage and increasing possible search frequency for the system.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: LSI CorporationInventors: Gordon W. Priebe, Carl W. Swanson, David B. Grover, Christopher D. Browning
-
Publication number: 20130166850Abstract: An apparatus having a first circuit and a second circuit. The first circuit may be configured to (i) parse a first data word into a first data portion and a second data portion and (ii) parse a first address into a first address portion and a second address portion. The second circuit generally has a plurality of memory blocks. The second circuit may be configured to store the second data portion in a particular one of the memory blocks using (i) the first data portion to determine the particular memory block and (ii) the first address portion to determine a particular one of a plurality of locations within the particular memory block. The data portion may not be stored in the memory blocks. The particular location may be determined independently of the second address portion.Type: ApplicationFiled: December 22, 2011Publication date: June 27, 2013Inventors: David B. Grover, Richard J. Stephani, Gordon W. Priebe
-
Patent number: 8264862Abstract: An apparatus comprising a memory array and a plurality of processing circuits. The memory array may be configured to store a plurality of data bits in a plurality of rows and a plurality of columns. A plurality of data words may be stored in a respective plurality of the columns. The plurality of processing circuits may each be configured to compare (i) a test bit of a plurality of bits of an input data word with (ii) a test bit of one of the plurality of columns to determine a match. The compare may occur on a first clock cycle of an input clock signal. Each of the plurality of processing circuits may be configured to power down a respective column of the memory array if the test bit of the input data word does not match the test bit of the column.Type: GrantFiled: November 24, 2010Date of Patent: September 11, 2012Assignee: LSI CorporationInventors: Richard J. Stephani, Gordon W. Priebe
-
Publication number: 20120127772Abstract: An apparatus comprising a memory array and a plurality of processing circuits. The memory array may be configured to store a plurality of data bits in a plurality of rows and a plurality of columns. A plurality of data words may be stored in a respective plurality of the columns. The plurality of processing circuits may each be configured to compare (i) a test bit of a plurality of bits of an input data word with (ii) a test bit of one of the plurality of columns to determine a match. The compare may occur on a first clock cycle of an input clock signal. Each of the plurality of processing circuits may be configured to power down a respective column of the memory array if the test bit of the input data word does not match the test bit of said column.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Inventors: Richard J. Stephani, Gordon W. Priebe
-
Patent number: 5825212Abstract: A single ended bit line sensor includes a single ended bit line input, a sensor output, an inverting amplifier, a non-inverting amplifier and a differential amplifier. The inverting amplifier is coupled to the single ended bit line input and has a first voltage output. The noninverting amplifier is coupled to the single ended bit line input and has a second voltage output. The differential amplifier has first and second amplifier inputs coupled to the first and second voltage outputs, respectively, and has an amplifier output coupled to the sensor output.Type: GrantFiled: August 15, 1996Date of Patent: October 20, 1998Assignee: LSI Logic CorporationInventor: Gordon W. Priebe
-
Patent number: 5748070Abstract: A multiple match detection circuit including an array of N and P-channel pull-up and pull-down devices receiving a corresponding array of hit line signals for developing complementary bit line signals, which are provided to the respective inputs of a differential comparator. Respective buffers drive the bit line signals to a maximum voltage differential in normal mode. For each hit line asserted, the pull-up and pull-down devices modify the voltage of the corresponding bit line voltage between the bit lines by an incremental amount, thereby decreasing the differential. Any single hit line does not cause enough of a voltage change to reverse the polarity of the differential voltage between the bit lines.Type: GrantFiled: August 15, 1996Date of Patent: May 5, 1998Assignee: LSI Logic CorporationInventors: Gordon W. Priebe, Myron Buer
-
Patent number: 5610573Abstract: A multiple match detection circuit including an array of N and P-channel pull-up and pull-down devices receiving a corresponding array of hit line signals for developing complementary bit line signals, which are provided to the respective inputs of a differential amplifier. Respective buffers drive the bit line signals to a maximum voltage differential in normal mode. For each hit line asserted, the pull-up and pull-down devices modify the voltage of the corresponding bit line by an incremental amount, thereby decreasing the bit line differential. The differential amplifier switches to indicate an error when the polarity of the differential voltage between the bit lines is reversed relative to the normal state. Any given single hit line does not cause enough of a voltage change to reverse the polarity of the differential voltage of the bit lines.Type: GrantFiled: September 13, 1995Date of Patent: March 11, 1997Assignee: LSI Logic CorporationInventor: Gordon W. Priebe
-
Patent number: 5608681Abstract: A fast memory system including one or more asymmetrical sense amplifiers precharged to a first logic state and optimized to slew very fast towards the first logic state. Each sense amplifier is coupled to a corresponding pair of complementary bit lines, which are preferably precharged. When enabled, each sense amplifier tends towards an opposite, default logic state opposite the first logic state when sensing the precharged bit lines. Control logic enables a corresponding precharge amplifier to precharge the bit lines, and then enables the sense amplifier after the assertion of a clock signal. Also, the control logic enables a corresponding pull-up device to precharge the output of each sense amplifier. Thus, the sense amplifier begins in the first, precharged logic state and slews towards the opposite, default logic state. The control logic then asserts a word line select signal to a corresponding memory cell, which drives a voltage differential on the bit lines to assert a data bit.Type: GrantFiled: January 22, 1996Date of Patent: March 4, 1997Assignee: LSI Logic CorporationInventors: Gordon W. Priebe, Robin H. Passow
-
Patent number: 5604712Abstract: A word line decoder gate including a plurality of parallel-coupled devices coupled to a common node for receiving and decoding an address upon assertion of a clock signal, where each parallel device receives a corresponding address signal or its inverted counterpart depending upon the particular address being decoded. A precharge device is coupled to the common node for keeping it at a first voltage level until the clock signal is asserted, and two series coupled charge devices are coupled between a source voltage and the common node, which charge devices attempt to charge the common node to a second voltage level during a time period while the clock signal is asserted and a delayed clock signal remains deasserted. A delay device receives the clock signal and asserts the delayed clock signal. However, any one or more of the parallel devices, if activated, provides a current path from said common node to override the two charge devices to keep the common node substantially at the first voltage level.Type: GrantFiled: September 13, 1995Date of Patent: February 18, 1997Assignee: LSI Logic CorporationInventor: Gordon W. Priebe
-
Patent number: 5596539Abstract: A self-timed memory control system including a dummy row and column of memory cells along adjacent edges of a core memory array. Control logic receives an external clock signal and initiates address decoding, and also asserts a sense enable signal for activating the sense amplifiers. A dummy driver receives the enable signal and asserts a select signal on a dummy select line, which causes a memory access to occur in the dummy portion simultaneously with each access of the core memory array. A fixed memory cell in the dummy path always asserts a logic zero to a dummy sense amplifier, which senses the logic zero and respondingly asserts a timing signal. The dummy sense amplifier is biased with a voltage offset to favor a logic one, so that the timing signal is preferably delayed until after the output data of the core memory array has stabilized.Type: GrantFiled: December 28, 1995Date of Patent: January 21, 1997Assignee: LSI Logic CorporationInventors: Robin H. Passow, Gordon W. Priebe, Ronald D. Isliefson, I. Ross Mactaggart, Kevin R. LeClair
-
Patent number: 5070296Abstract: A test system for determination of the integrity of interconnections between integrated circuits based on test circuit portions provided in such integrated circuits which are subject to signals from the inputs that might vary in value because of faulty interconnections. The values on such inputs are set, in the absence of input signals reaching them, by switchable resistances in the corresponding test circuit portions each of which can couple a predetermined signal value to a corresponding input, but which can also be overridden by signals supplied to that input across the corresponding interconnection from a source thereof.Type: GrantFiled: June 22, 1990Date of Patent: December 3, 1991Assignee: Honeywell Inc.Inventor: Gordon W. Priebe
-
Patent number: 4648105Abstract: A register circuit for serial transmission or reception of digital data in a microprocessor controlled system is provided. A first plurality of rank ordered latches is provided to receive in parallel data to be transmitted. A second plurality of rank ordered latches is provided wherein each of the second plurality of latches except the highest ranked latch interconnects the first plurality of latches. The first and second plurality of latches function together to serially clock output data to be transmitted. The two pluralities of latches form a single register circuit which also serially receives data and latches the received data in response to a control circuit implemented as a "walking one" register. After the serially received data is latched, the data is provided for use by the microprocessor controlled system in parallel output form.Type: GrantFiled: June 6, 1985Date of Patent: March 3, 1987Assignee: Motorola, Inc.Inventors: Gordon W. Priebe, Arthur D. Collard