Patents by Inventor Grant Lindberg
Grant Lindberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140317892Abstract: A hook is attached to a carabineer via a mechanism which allows the hook to be deployed to function as a hook or stowed in a compact configuration. The combined carabineer-hook can be used to clip together more than one item or the hook can be deployed, the carabineer portion can be clipped to one item, the hook can be engaged with a surface, and the item can then be hung off of the hook. In addition, the hook can be deployed to hold one or more items while the carabineer is used to clip to another item (such as a ring, cable, rope, rail, etc.).Type: ApplicationFiled: April 28, 2014Publication date: October 30, 2014Inventors: Mina YOO, Grant LINDBERG
-
Patent number: 8099708Abstract: A method of operation for an input/output assignment tool is disclosed. The method generally includes the steps of (A) generating a graphic presentation to a user displaying (i) a circuit icon having a plurality of pin icons and (ii) a plurality of signal icons, (B) moving a first of the signal icons within the graphic presentation to a first of the pin icons in response to a move command from the user and (C) indicating an acceptance of an association between the first signal icon and the first pin icon in response to the association passing a rule.Type: GrantFiled: April 30, 2009Date of Patent: January 17, 2012Assignee: LSI CorporationInventors: Grant Lindberg, Gregor J. Martin, David Asson, Ying Chun He
-
Publication number: 20090210846Abstract: A method of operation for an input/output assignment tool is disclosed. The method generally includes the steps of (A) generating a graphic presentation to a user displaying (i) a circuit icon having a plurality of pin icons and (ii) a plurality of signal icons, (B) moving a first of the signal icons within the graphic presentation to a first of the pin icons in response to a move command from the user and (C) indicating an acceptance of an association between the first signal icon and the first pin icon in response to the association passing a rule.Type: ApplicationFiled: April 30, 2009Publication date: August 20, 2009Inventors: Grant Lindberg, Gregor J. Martin, David Asson, Ying Chun He
-
Patent number: 7543261Abstract: A method of operation for an input/output assignment tool is disclosed. The method generally includes the steps of (A) generating a graphic presentation to a user displaying (i) a circuit icon having a plurality of pin icons and (ii) a plurality of signal icons, (B) moving a first of the signal icons within the graphic presentation to a first of the pin icons in response to a move command from the user and (C) indicating an acceptance of an association between the first signal icon and the first pin icon in response to the association passing a rule.Type: GrantFiled: April 27, 2005Date of Patent: June 2, 2009Assignee: LSI CorporationInventors: Grant Lindberg, Gregor J. Martin, David Asson, Ying Chun He
-
Patent number: 7469398Abstract: A method for defining valid placement of intellectual property (IP) blocks within a platform application specific integrated circuit comprising the steps of (A) extracting IP recorded information for an intellectual property (IP) block to be placed on a platform application specific integrated circuit, (B) extracting device data for the platform application specific integrated circuit and (C) determining one or more valid placement locations for the intellectual property (IP) block based upon the IP recorded information and the device data.Type: GrantFiled: August 16, 2005Date of Patent: December 23, 2008Assignee: LSI CorporationInventors: Gregor J. Martin, Ying Chun He, Grant Lindberg
-
Patent number: 7464345Abstract: A method for estimating resources during design planning is generally provided. A first step generally involves receiving design information for an integrated circuit design. A first portion of the integrated circuit design is generally complete, while a second portion of the integrated circuit design is generally incomplete. A second step generally involves receiving user input of estimated design information for the second portion of the integrated circuit design. A third step generally involves automatically generating one or more representative blocks representing the second portion of the integrated circuit design based on the user input. The one or more representative blocks may be generated having substantially equivalent size and characteristics to one or more actual blocks developed for the second portion of the integrated circuit design.Type: GrantFiled: August 1, 2005Date of Patent: December 9, 2008Assignee: LSI CorporationInventors: Gregor J. Martin, Grant Lindberg, Ying Chun He
-
Patent number: 7299446Abstract: A design tool for generating design views of a semiconductor chip is presented. The design tool includes an input module, a generation module, a first synthesis module, a user interface module and an extraction module. The input module may be configured to receive input including physical and logical resources and a custom chip specification. The generation module may be configured to generate Register Transfer Level (RTL) views for the semiconductor chip. The first synthesis module may be configured to perform logic synthesis using the RTL views. The user interface module may be configured to query a user whether re-usable intellectual property (IP) is to be generated. The extraction module may be configured to extract and package design information for the re-usable IP in response to a request from the user.Type: GrantFiled: August 16, 2005Date of Patent: November 20, 2007Assignee: LSI CorporationInventors: Ying Chun He, Gregor J. Martin, Grant Lindberg
-
Patent number: 7290224Abstract: A method and tool that capture, create, and integrate a clock specification to achieve a correct-by-construction design flow of a semiconductor product from a partially manufactured semiconductor platform. The clocking elements of the design flow are combined and displayed in a plurality of context-driven views. Within each view, details of the clock specification are presented in the context of the information. A user may zoom in/out through the plurality of views of the design flow for more or less detailed information. Each view can combine the logical, structural, architectural, cost, timing, and other features of the clock in a particular context. A user can zoom in to select and manipulate circuit elements. The user can then zoom out and the present invention determines how changes affect other clocks in the same or other modules and/or the same clock in other modules.Type: GrantFiled: December 31, 2004Date of Patent: October 30, 2007Assignee: LSI CorporationInventors: Jonathan Byrn, Grant Lindberg
-
Patent number: 7197735Abstract: A method for floorplan visualization comprising the steps of (A) receiving design information for an integrated circuit design comprising one or more subsystems, (B) generating one or more gate count estimates for the one or more subsystems of the integrated circuit design, (C) generating one or more gate density estimates for gates of the one or more subsystems mapped to one or more programmable areas of a programmable platform device and (D) generating a visual representation of one or more area estimations for each of the one or more subsystems based on the one or more gate count estimates and the one or more gate density estimates.Type: GrantFiled: December 15, 2004Date of Patent: March 27, 2007Assignee: LSI Logic CorporationInventors: Gregor J. Martin, Ying Chun He, Grant Lindberg
-
Publication number: 20070044059Abstract: A method for defining valid placement of intellectual property (IP) blocks within a platform application specific integrated circuit comprising the steps of (A) extracting IP recorded information for an intellectual property (IP) block to be placed on a platform application specific integrated circuit, (B) extracting device data for the platform application specific integrated circuit and (C) determining one or more valid placement locations for the intellectual property (IP) block based upon the IP recorded information and the device data.Type: ApplicationFiled: August 16, 2005Publication date: February 22, 2007Inventors: Gregor Martin, Ying He, Grant Lindberg
-
Publication number: 20070044058Abstract: A design tool for generating design views of a semiconductor chip is presented. The design tool includes an input module, a generation module, a first synthesis module, a user interface module and an extraction module. The input module may be configured to receive input including physical and logical resources and a custom chip specification. The generation module may be configured to generate Register Transfer Level (RTL) views for the semiconductor chip. The first synthesis module may be configured to perform logic synthesis using the RTL views. The user interface module may be configured to query a user whether re-usable intellectual property (IP) is to be generated. The extraction module may be configured to extract and package design information for the re-usable IP in response to a request from the user.Type: ApplicationFiled: August 16, 2005Publication date: February 22, 2007Inventors: Ying He, Gregor Martin, Grant Lindberg
-
Publication number: 20070028196Abstract: A method for estimating resources during design planning is generally provided. A first step generally involves receiving design information for an integrated circuit design. A first portion of the integrated circuit design is generally complete, while a second portion of the integrated circuit design is generally incomplete. A second step generally involves receiving user input of estimated design information for the second portion of the integrated circuit design. A third step generally involves automatically generating one or more representative blocks representing the second portion of the integrated circuit design based on the user input. The one or more representative blocks may be generated having substantially equivalent size and characteristics to one or more actual blocks developed for the second portion of the integrated circuit design.Type: ApplicationFiled: August 1, 2005Publication date: February 1, 2007Inventors: Gregor Martin, Grant Lindberg, Ying He
-
Publication number: 20060248491Abstract: A method of operation for an input/output assignment tool is disclosed. The method generally includes the steps of (A) generating a graphic presentation to a user displaying (i) a circuit icon having a plurality of pin icons and (ii) a plurality of signal icons, (B) moving a first of the signal icons within the graphic presentation to a first of the pin icons in response to a move command from the user and (C) indicating an acceptance of an association between the first signal icon and the first pin icon in response to the association passing a rule.Type: ApplicationFiled: April 27, 2005Publication date: November 2, 2006Inventors: Grant Lindberg, Gregor Martin, David Asson, Ying He
-
Publication number: 20060129963Abstract: A method for floorplan visualization comprising the steps of (A) receiving design information for an integrated circuit design comprising one or more subsystems, (B) generating one or more gate count estimates for the one or more subsystems of the integrated circuit design, (C) generating one or more gate density estimates for gates of the one or more subsystems mapped to one or more programmable areas of a programmable platform device and (D) generating a visual representation of one or more area estimations for each of the one or more subsystems based on the one or more gate count estimates and the one or more gate density estimates.Type: ApplicationFiled: December 15, 2004Publication date: June 15, 2006Inventors: Gregor Martin, Ying He, Grant Lindberg
-
Publication number: 20050273738Abstract: A clock integration method, tool, and a computer program product that captures, creates, and seamlessly integrates a clock specification to achieve a correct-by-construction design flow of a semiconductor product, such as an ASIC, from a partially manufactured semiconductor platform. The clocking elements of the design flow are combined and displayed to a chip designer in a plurality of context-driven user interfaces and views. Within each view, the details of the clock specification are presented in the context of the information to guide a chip designer to make relevant and correct determinations, e.g., if the context is a high level overview of the logic of the intended semiconductor product, then only the high level parameters, such as source, frequency, path of the clocks signals through the high level modules, etc. are seen. When a chip designer wants more or less detailed information, she/he need only zoom in/zoom out through the plurality of views of the design flow.Type: ApplicationFiled: December 31, 2004Publication date: December 8, 2005Applicant: LSI LOGIC CORPORATIONInventors: Jonathan Byrn, Grant Lindberg
-
Patent number: 6634014Abstract: Delay and/or load estimation is performed prior to physical layout in an integrated circuit (IC) design process. Initially, a description of the IC design is obtained, the description being in a hardware description language (HDL). Floor planning is then performed based on the HDL description, and buffers are inserted into the IC design based on such floor planning. Finally, delays and/or loads are estimated in the IC design while taking into account the effect of the buffers. The buffers are inserted in the foregoing processing based on anticipated processing later in the IC design process.Type: GrantFiled: December 12, 2000Date of Patent: October 14, 2003Assignee: LSI Logic CorporationInventors: Grant Lindberg, Stefan Graef
-
Defect isolation using scan-path testing and electron beam probing in multi-level high density asics
Patent number: 5663967Abstract: A method and apparatus for isolating faults in an integrated circuit reduces time and effort to precisely locate such faults. A fault dictionary is developed, which is a record of the errors a circuit's modeled faults are expected to cause. The fault dictionary need only be generated once, and can be recalled for later testing of the same design. A failing circuit is subjected to test vectors and the erroneous outputs are logged, and then all failing scan test vectors are mapped into simulation scan patterns. Faults in the circuit are localized to a more narrowly defined area in which faults in the circuit may occur. If the area, even after localization, is too large, additional test patterns are developed and the device is subjected to another round of tests. The redefinition of test patterns is repeated until possible fault locations are sufficiently localized. The device is then probed to precisely locate the fault(s).Type: GrantFiled: October 19, 1995Date of Patent: September 2, 1997Assignee: LSI Logic CorporationInventors: Grant A. Lindberg, Sharad Prasad, Kaushik De, Arun K. Gunda