Patents by Inventor Greg Unruh

Greg Unruh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9553714
    Abstract: The problem with duty-cycle correction circuits used by conventional frequency doublers is that they typically analog solutions, such as variable delay lines with long chains of inverters or buffers, that directly adjust the reference signal used by a phase-locked loop (PLL). These solutions can considerably increase the noise (e.g., thermal noise and supply noise) of the reference signal, as well as the overall power consumption and cost of the PLL. Rather than directly correct the duty-cycle of the reference signal, the present disclosure is directed to an apparatus and method for measuring the period error between adjacent cycles of a frequency doubled reference signal in terms of cycles of the output signal generated by the PLL (or some other higher frequency signal) and adjusting the division factor of the PLL frequency divider to compensate for the measured period error.
    Type: Grant
    Filed: September 30, 2015
    Date of Patent: January 24, 2017
    Assignee: Broadcom Corporation
    Inventors: Fazil Ahmad, Pin-En Su, William Huff, Greg Unruh
  • Publication number: 20160380752
    Abstract: The problem with duty-cycle correction circuits used by conventional frequency doubters is that they are typically analog solutions, such as variable delay lines with long chains of inverters or buffers, that directly adjust the reference signal used by a phase-locked loop (PLL). These solutions can considerably increase the noise (e.g., thermal noise and supply noise) of the reference signal, as well as the overall power consumption and cost of the PLL. Rather than directly correct the duty-cycle of the reference signal, the present disclosure is directed to an apparatus and method for measuring the period error between adjacent cycles of a frequency doubled reference signal in terms of cycles of the output signal generated by the PLL (or some other higher frequency signal) and adjusting the division factor of the PLL frequency divider to compensate for the measured period error.
    Type: Application
    Filed: September 30, 2015
    Publication date: December 29, 2016
    Applicant: Broadcom Corporation
    Inventors: Fazil AHMAD, Pin-En SU, William HUFF, Greg UNRUH
  • Publication number: 20060190322
    Abstract: A sponsor or another establishes a pool of incentive funds to be used by designated merchants to fund sponsored incentive programs for at least one of a sale and a lease of a product. An amount of each incentive fund is allocated for a designated merchant. One or more credit plans are designated, where each credit plan is associated with or eligible for each incentive fund. The discretionary distribution of each incentive fund is supported. For example, each incentive fund may be distributed to one or more selected customers based on a customer loyalty program or other parameters.
    Type: Application
    Filed: February 22, 2005
    Publication date: August 24, 2006
    Inventors: Mark Oehlerking, Greg Unruh, Greg Hoover, Timothy Boehle