Patents by Inventor Gregory Bunin
Gregory Bunin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230065653Abstract: A vehicle seat connector assembly comprising a first connector coupled to the seat of the vehicle and including a first inductive coil. A second connector is coupled to the vehicle and includes a second inductive coil. The first and second connectors are positioned relative to each other into a first relationship with the first and second connectors coupled to each other and the first and second inductive coils positioned opposite each other to define a closed inductive coil circuit and a second relationship with the first and second connectors and the first and second inductive coils separated from each other to define an open inductive coil circuit. A third inductive coil is located on the vehicle seat belt buckle and a coil cable extends between the first inductive coil of the first connector and the third inductive coil.Type: ApplicationFiled: August 23, 2022Publication date: March 2, 2023Inventors: Douglas C. Moore, Gregory Bunin, Xiaofeng Huang
-
Patent number: 11052870Abstract: A switch assembly for a vehicle seat belt buckle comprising a switch housing defining an interior and a pocket, a cable extending into the interior and including hook-shaped ends extending around posts in the interior of the switch housing. In one embodiment, the interior of the switch housing includes first and second posts positioned in a co-linear and spaced apart relationship and the hook-shaped ends face each other and extend around the first posts and abut against the second posts. In one embodiment, the Hall Effect sensor is positioned in the pocket of the switch housing in an inclined relationship.Type: GrantFiled: September 23, 2020Date of Patent: July 6, 2021Inventor: Gregory Bunin
-
Patent number: 10930737Abstract: A GaN field effect transistor (FET) including a plurality of transistor cells. A gate metal layer of a transistor cell includes a gate-drain overhang (width 0.2 um to 2.5 um) and a gate-source overhang (width 0.3 um to 1 um), and a widening at each narrow edge of the transistor cell, wherein the width of the widening of gate metal layer (150) is of 2-5 um. A metal (1) layer of the transistor sell extends beyond metal (0) layer. A last metal layer includes a drain plate and a source plate, each having a trapezoid form. More than two vias are located at a widening for connecting the gate metal layer to the gate bus. More than six vias distributed along the longitudinal dimension of the transistor cell connect metal (1) layer to metal (0) layer. A plurality of type 2 vias connect metal (1) layer to the last metal layer.Type: GrantFiled: November 23, 2017Date of Patent: February 23, 2021Assignee: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, Ivan Fedorov, Yulia Roiter
-
Publication number: 20210001803Abstract: A switch assembly for a vehicle seat belt buckle comprising a switch housing defining an interior and a pocket, a cable extending into the interior and including hook-shaped ends extending around posts in the interior of the switch housing. In one embodiment, the interior of the switch housing includes first and second posts positioned in a co-linear and spaced apart relationship and the hook-shaped ends face each other and extend around the first posts and abut against the second posts. In one embodiment, the Hall Effect sensor is positioned in the pocket of the switch housing in an inclined relationship.Type: ApplicationFiled: September 23, 2020Publication date: January 7, 2021Applicant: CTS CorporationInventor: Gregory Bunin
-
Patent number: 10787150Abstract: A switch assembly for a vehicle seat belt buckle comprising a switch housing defining an interior and a pocket, a cable extending into the interior and including hook-shaped ends extending around posts in the interior of the switch housing. In one embodiment, the interior of the switch housing includes first and second posts positioned in a co-linear and spaced apart relationship and the hook-shaped ends face each other and extend around the first posts and abut against the second posts. In one embodiment, the Hall Effect sensor is positioned in the pocket of the switch housing in an inclined relationship.Type: GrantFiled: July 11, 2018Date of Patent: September 29, 2020Assignee: CTS CorporationInventor: Gregory Bunin
-
Patent number: 10715131Abstract: A switching power device (100) is provided which comprises: a normally-ON transistor (12), a normally-OFF metal-oxide-semiconductor field-effect transistor (MOSFET) (14), the normally-OFF MOSFET (14) being connected in series to a source terminal (12S) of the normally-ON transistor (12), and a driver (16) connected to and arranged to drive a gate terminal (12G) of the normally-ON transistor (12). A switching transistor (28) can then be positioned between the source terminal (12S) of the normally-ON transistor (12) and a common connection (30) of the driver (16) to protect the switching power device (100) from deleterious over-voltage and over-current spikes.Type: GrantFiled: April 11, 2016Date of Patent: July 14, 2020Assignee: Visic Technologies LtdInventors: Gregory Bunin, David Shapiro
-
Publication number: 20190280089Abstract: A GaN field effect transistor (FET) including a plurality of transistor cells. A gate metal layer of a transistor cell includes a gate-drain overhang (width 0.2 um to 2.5 um) and a gate-source overhang (width 0.3 um to 1 um), and a widening at each narrow edge of the transistor cell, wherein the width of the widening of gate metal layer (150) is of 2-5 um. A metal (1) layer of the transistor sell extends beyond metal (0) layer. A last metal layer includes a drain plate and a source plate, each having a trapezoid form. More than two vias are located at a widening for connecting the gate metal layer to the gate bus. More than six vias distributed along the longitudinal dimension of the transistor cell connect metal (1) layer to metal (0) layer. A plurality of type 2 vias connect metal (1) layer to the last metal layer.Type: ApplicationFiled: November 23, 2017Publication date: September 12, 2019Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory BUNIN, Ivan FEDOROV, Yulia ROITER
-
Patent number: 10298227Abstract: An apparatus includes a circuitry to perform a high current and/or a high voltage switching. The circuitry includes a first Gallium Nitride (GaN) on a silicon (Si) substrate lateral field effect transistor. A source terminal of the first GaN lateral field effect transistor on the Si substrate includes an electrical connection to backside of P-type Si substrate through a high voltage isolated resistor that is coupled to a source terminal or a second resistor that is operably coupled to a drain terminal and a substrate terminal. The high voltage isolated resistor and the second resistor cause to a leakage current from the drain terminal to the source terminal via a buffer layer. The leakage current equalizes the voltage drop on the first GaN lateral field effect transistor on the Si substrate to a voltage drop on a serially connected second GaN lateral field effect transistor on the Si substrate.Type: GrantFiled: September 15, 2017Date of Patent: May 21, 2019Assignee: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, David Shapiro, Lev Stessin
-
Publication number: 20190016298Abstract: A switch assembly for a vehicle seat belt buckle comprising a switch housing defining an interior and a pocket, a cable extending into the interior and including hook-shaped ends extending around posts in the interior of the switch housing. In one embodiment, the interior of the switch housing includes first and second posts positioned in a co-linear and spaced apart relationship and the hook-shaped ends face each other and extend around the first posts and abut against the second posts. In one embodiment, the Hall Effect sensor is positioned in the pocket of the switch housing in an inclined relationship.Type: ApplicationFiled: July 11, 2018Publication date: January 17, 2019Applicant: CTS CorporationInventor: Gregory Bunin
-
Publication number: 20180145674Abstract: A switching power device (100) is provided which comprises: a normally-ON transistor (12), a normally-OFF metal-oxide-semiconductor field-effect transistor (MOSFET) (14), the normally-OFF MOSFET (14) being connected in series to a source terminal (12S) of the normally-ON transistor (12), and a driver (16) connected to and arranged to drive a gate terminal (12G) of the normally-ON transistor (12). A switching transistor (28) can then be positioned between the source terminal (12S) of the normally-ON transistor (12) and a common connection (30) of the driver (16) to protect the switching power device (100) from deleterious over-voltage and over-current spikes.Type: ApplicationFiled: April 11, 2016Publication date: May 24, 2018Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory BUNIN, David SHAPIRO
-
Publication number: 20180123585Abstract: An apparatus includes a circuitry to perform a high current and/or a high voltage switching. The circuitry includes a first Gallium Nitride (GaN) on a silicon (Si) substrate lateral field effect transistor. A source terminal of the first GaN lateral field effect transistor on the Si substrate includes an electrical connection to backside of P-type Si substrate through a high voltage isolated resistor that is coupled to a source terminal or a second resistor that is operably coupled to a drain terminal and a substrate terminal. The high voltage isolated resistor and the second resistor cause to a leakage current from the drain terminal to the source terminal via a buffer layer. The leakage current equalizes the voltage drop on the first GaN lateral field effect transistor on the Si substrate to a voltage drop on a serially connected second GaN lateral field effect transistor on the Si substrate.Type: ApplicationFiled: September 15, 2017Publication date: May 3, 2018Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory BUNIN, David Shapiro, Lev Stessin
-
Publication number: 20170294848Abstract: A device for providing high DC voltage using a solid state normally open switch. The solid state switch is controlled to gradually rise the voltage of the DC output by applying ON/OFF modulation scheme. The modulation scheme opens the switch initially for a very short time duration around the zero crossing of the input AC voltage and gradually the duration of the ON state extends until the switch remains constantly open.Type: ApplicationFiled: April 7, 2017Publication date: October 12, 2017Inventors: Giora LEVIN, Gregory BUNIN
-
Patent number: 9250399Abstract: Super miniature TFF and TFP active modular optoelectronic components are based on an optical interface that is three times less than the size of SFF/SFP components and about six times smaller than an SC based component and thus provides a density that is three times higher than LC interfaces. The invention provides substantially smaller photonic devices that can be used with substantially smaller optoelectronic components and combines the new optoelectronic components with the new smaller miniature interconnect systems such as the Push-Release type using the same interface. The new interface can be used with sub-millimeter or larger diameter ferrules. Photonic devices are mounted in a close proximity of the active end of a fiber stub thereby avoiding the need for lenses and active alignment and enabling use in active hermetic or non-hermetic subassemblies.Type: GrantFiled: September 26, 2008Date of Patent: February 2, 2016Assignee: OPTOGIG, INC.Inventors: Mark Margolin, Anthony L. Moretti, Gregory Bunin, Ilya Makhlin
-
Publication number: 20150372126Abstract: A field effect transistor (FET) comprises a plurality of substantially parallel conductive channels (252, 254) and at least one electrically conducting plug (209) that traverses and forms an ohmic connection with at least two of the plurality of conductive channels.Type: ApplicationFiled: January 15, 2014Publication date: December 24, 2015Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory BUNIN, Tamara BAKSHT
-
Patent number: 9130028Abstract: A normally OFF field effect transistor (FET) comprising: a plurality of contiguous nitride semiconductor layers having different composition and heterojunction interfaces between contiguous layers, a Fermi level, and conduction and valence energy bands; a source and a drain overlying a top nitride layer of the plurality of nitride layers and having source and drain access regions respectively comprising regions of at least two of the heterojunctions near the source and drain; a first gate between the source and drain; wherein when there is no potential difference between the gates and a common ground voltage, a two dimensional electron gas (2DEG) is present in the access region at a plurality of heterojunctions in each of the source and drain access regions, and substantially no 2DEG is present adjacent any regions of the heterojunctions under the first gate.Type: GrantFiled: August 23, 2012Date of Patent: September 8, 2015Assignee: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, Tamara Baksht, David Rozman
-
Publication number: 20140326951Abstract: A normally OFF field effect transistor (FET) comprising: a plurality of contiguous nitride semiconductor layers having different composition and heterojunction interfaces between contiguous layers, a Fermi level, and conduction and valence energy bands; a source and a drain overlying a top nitride layer of the plurality of nitride layers and having source and drain access regions respectively comprising regions of at least two of the heterojunctions near the source and drain; a first gate between the source and drain; wherein when there is no potential difference between the gates and a common ground voltage, a two dimensional electron gas (2DEG) is present in the access region at a plurality of heterojunctions in each of the source and drain access regions, and substantially no 2DEG is present adjacent any regions of the heterojunctions under the first gate.Type: ApplicationFiled: August 23, 2012Publication date: November 6, 2014Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, Tamara Baksht, David Rozman
-
Patent number: 8816395Abstract: A normally OFF field effect transistor (FET) having a plurality of contiguous nitride semiconductor layers having different composition and heterojunction interfaces, wherein when there is no potential difference between a first gate and a common ground voltage, a two dimensional electron gas (2DEG) is present at a plurality of heterojunctions in each of a source access region and a drain access region, and substantially no 2DEG is present adjacent any regions of the heterojunctions under the first gate.Type: GrantFiled: August 23, 2011Date of Patent: August 26, 2014Assignee: Visic Technologies Ltd.Inventors: Gregory Bunin, Tamara Baksht, David Rozman
-
Publication number: 20120145307Abstract: A method for terminating a multifiber connector. A multifiber ribbon is stripped to the appropriate preliminary length A protruding from the ferrule. A cleave is performed for all fibers protruding from the ferrule leaving a residual fiber length A1. Cleaving and fiber end-face forming can be achieved by either laser processing, electrical arch impact, plasma forming, or any other method of similar nature. To achieve the working protrusion of the fibers beyond the ferrule A2, the ferrule is moved forward in a fixture until it stops against stopper B. The fibers are then pushed against the recess in the stopper for alignment until protrusion length A2 is achieved. During the finishing process, the epoxy moves into the fiber holes between the fibers and the walls of the fiber holes by capillary action, without the need to move the ribbon or fibers, or remove epoxy from the contact surface of the ferrule.Type: ApplicationFiled: August 20, 2010Publication date: June 14, 2012Applicant: OPTOGIG, INC.Inventors: Mark Margolin, Gregory Bunin, Ilya Makhlin
-
Publication number: 20110297961Abstract: A normally OFF field effect transistor (FET) comprising: a plurality of contiguous nitride semiconductor layers having different composition and heterojunction interfaces between contiguous layers, a Fermi level, and conduction and valence energy bands; a source and a drain overlying a top nitride layer of the plurality of nitride layers and having source and drain access regions respectively comprising regions of at least two of the heterojunctions near the source and drain; a first gate between the source and drain; wherein when there is no potential difference between the gates and a common ground voltage, a two dimensional electron gas (2DEG) is present in the access region at a plurality of heterojunctions in each of the source and drain access regions, and substantially no 2DEG is present adjacent any regions of the heterojunctions under the first gate.Type: ApplicationFiled: August 23, 2011Publication date: December 8, 2011Applicant: VISIC TECHNOLOGIES LTD.Inventors: Gregory Bunin, Tamara Baksht, David Rozman
-
Patent number: 7806599Abstract: An optical fiber interconnect system wherein the adapter employs a push-push interconnect mechanism wherein the adapter employs a spring loaded slider that moves in a single plane in response to a first pushing force to engage the connector with the adapter and a second pushing force to disengage the connector from the adapter so that the connector can be withdrawn from the adapter. The adapter includes an automatic shutter that is opened upon contact by the inserted connector housing with a cam on the lower portion of the shutter, but avoids contact with the ferrule polished end face. Angled latches are provided on the modular contact so as to enable disengagement and removal of the contact from the remainder of the connector assembly from the front thereof.Type: GrantFiled: May 4, 2007Date of Patent: October 5, 2010Assignee: Illum Technologies, Inc.Inventors: Mark Margolin, Gregory Bunin