Patents by Inventor Gregory M. Chapman
Gregory M. Chapman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949725Abstract: One embodiment provides for a media playback device comprising a memory device to store instructions; one or more processors to execute the instructions stored on the memory device, the instructions to cause the one or more processors to provide a playback queue manager to manage one or more media playback queues including a set of media items associated with a scheduled event and a playback routing manager to determine an output destination for the set of media items based on context associated with the scheduled event, the playback routing manager to route output of playback of the set of media items to one or more of multiple different connected media playback devices based on the context associated with the scheduled event.Type: GrantFiled: April 11, 2022Date of Patent: April 2, 2024Assignee: Apple Inc.Inventors: Thomas M. Alsina, David C. Graham, Andrew M. Wadycki, Edward T. Schmidt, Joel M. Lopes Da Silva, Richard M. Powell, Gregory R. Chapman
-
Patent number: 7677429Abstract: An improved wire bonding capillary used in the bonding of wires to the bond pads of a semiconductor device and the leads of a lead frame, the wire bonding capillary having a working tip having a working surface including a flat annular portion surrounding the wire feed aperture in the capillary and a concave surface extending therefrom to the intersection with the radius extending from the external tip diameter of the working tip.Type: GrantFiled: August 22, 2008Date of Patent: March 16, 2010Assignee: Micron Technology, Inc.Inventors: Gregory M. Chapman, Michael J. Bettinger, Jennifer A. Due
-
Publication number: 20080302862Abstract: An improved wire bonding capillary used in the bonding of wires to the bond pads of a semiconductor device and the leads of a lead frame, the wire bonding capillary having a working tip having a working surface including a flat annular portion surrounding the wire feed aperture in the capillary and a concave surface extending therefrom to the intersection with the radius extending from the external tip diameter of the working tip.Type: ApplicationFiled: August 22, 2008Publication date: December 11, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Gregory M. Chapman, Michael J. Bettinger, Jennifer A. Due
-
Patent number: 7416107Abstract: An improved wire bonding capillary used in the bonding of wires to the bond pads of a semiconductor device and the leads of a lead frame, the wire bonding capillary having a working tip having a working surface including a flat annular portion surrounding the wire feed aperture in the capillary and a concave surface extending therefrom to the intersection with the radius extending from the external tip diameter of the working tip.Type: GrantFiled: October 7, 2005Date of Patent: August 26, 2008Assignee: Micron Technology, Inc.Inventors: Gregory M. Chapman, Michael J. Bettinger, Jennifer A. Due
-
Patent number: 7271018Abstract: A semiconductor die package having an elastomeric substrate with a first support frame and a second support frame. The first support frame has a cavity within which a semiconductor die is placed. The second support frame may have an optional cavity. The optional cavity in the second support frame may have an optional rigid structure. The rigid structure may have a heating element formed within it.Type: GrantFiled: June 21, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Gregory M. Chapman
-
Patent number: 7087116Abstract: A method and apparatus for achieving a level exposed surface of a viscous material pool for applying viscous material to at least one semiconductor component by contacting at least a portion of the semiconductor component with viscous material within a reservoir. A level viscous material exposed surface is achieved by using at least one mechanism in association with the reservoir. The mechanism is configured to level the exposed surface of viscous material and maintain the exposed surface at a substantially constant level. The reservoir may be shaped such that the exposed surface of viscous material is supplied to a precise location.Type: GrantFiled: February 10, 2003Date of Patent: August 8, 2006Assignee: Micron Technology, Inc.Inventors: Walter L. Moden, Syed S. Ahmad, Gregory M. Chapman, Tongbi Jiang
-
Patent number: 7087133Abstract: A method and apparatus for application of adhesive tape to semiconductor devices are discolsed. A first adhesively coated tape material length is supplied to a first die associated with a cutting and application mechanism. A second length of adhesively coated tape material is also provided to a second die of the cutting and application mechanism. A plurality of LOC leadframes is supplied sequentially through the application structure to apply a first decal cut from the first tape material to a first die site at a first location and to apply a second decal cut from the second tape material to a second die site at a second location.Type: GrantFiled: August 11, 2003Date of Patent: August 8, 2006Assignee: Micron Technology, Inc.Inventor: Gregory M. Chapman
-
Patent number: 6966480Abstract: An improved wire bonding capillary used in the bonding of wires to the bond pads of a semiconductor device and the leads of a lead frame, the wire bonding capillary having a working tip having a working surface including a flat annular portion surrounding the wire feed aperture in the capillary and a concave surface extending therefrom to the intersection with the radius extending from the external tip diameter of the working tip.Type: GrantFiled: July 22, 2003Date of Patent: November 22, 2005Assignee: Micron Technology, Inc.Inventors: Gregory M. Chapman, Michael J. Bettinger, Jennifer A. Due
-
Patent number: 6956272Abstract: A semiconductor die package having an elastomeric substrate with a first support frame and a second support frame. The first support frame has a cavity within which a semiconductor die is placed. The second support frame may have an optional cavity. The optional cavity in the second support frame may have an optional rigid structure. The rigid structure may have a heating element formed within it.Type: GrantFiled: March 10, 2004Date of Patent: October 18, 2005Assignee: Micron Technology, Inc.Inventor: Gregory M. Chapman
-
Patent number: 6890384Abstract: A method and apparatus for achieving a level exposed surface of a viscous material pool for applying viscous material to at least one semiconductor component by contacting at least a portion of the semiconductor component with viscous material within a reservoir. A level viscous material exposed surface is achieved by using at least one mechanism in association with the reservoir. The mechanism is configured to level the exposed surface of viscous material and maintain the exposed surface at a substantially constant level. The reservoir may be shaped such that the exposed surface of viscous material is supplied to a precise location.Type: GrantFiled: August 30, 2001Date of Patent: May 10, 2005Assignee: Micron Technology, INCInventors: Walter L. Moden, Syed S. Ahmad, Gregory M. Chapman, Tongbi Jiang
-
Patent number: 6883574Abstract: A method and apparatus for application of adhesive tape to semiconductor devices are disclosed. A first adhesively coated tape material length is supplied to a first die associated with a cutting and application mechanism. A second length of adhesively coated tape material is also provided to a second die of the cutting and application mechanism. A plurality of LOC leadframes is supplied sequentially through the application structure to apply a first decal cut from the first tape material to a first die site at a first location and to apply a second decal cut from the second tape material to a second die site at a second location.Type: GrantFiled: August 4, 2003Date of Patent: April 26, 2005Assignee: Micron Technology, Inc.Inventor: Gregory M. Chapman
-
Patent number: 6818460Abstract: A method for applying a viscous material to a lead frame element. A method of the invention includes positioning the lead frame facing downward and bringing the lead fingers into contact with a pool of adhesive material. The contact of the lead fingers to the adhesive material results in a portion of the lead fingers receiving a portion of the adhesive material from the pool of adhesive material. The gravitational forces on the adhesive material on the downward facing lead frame maintain the shape and boundary definition of the adhesive material.Type: GrantFiled: August 29, 2001Date of Patent: November 16, 2004Assignee: Micron Technology, Inc.Inventors: Walter L. Moden, Syed S. Ahmad, Gregory M. Chapman, Tongbi Jiang
-
Patent number: 6787382Abstract: A method for singulating a substrate containing semiconductor components is performed using a nest for holding the substrate, a prestage alignment base for aligning the substrate during a prestage alignment step, and a vacuum cutting base for holding the nest and the substrate during a cutting step. The prestage alignment base includes locator pins configured to engage locator openings on the substrate to align the substrate on the nest. As the cutting base does not include the locator pins, the cutting step can be performed without saw scrap collecting on the locator pins. A system for performing the method includes the nest and the prestage alignment base having the locator pins configured to engage the locator openings on the substrate. The system also includes the sawing base which includes pedestals with vacuum conduits for holding the substrate stationary on the nest for sawing.Type: GrantFiled: August 30, 2001Date of Patent: September 7, 2004Assignee: Micron Technology, Inc.Inventors: Jason C. Wing, Gregory M. Chapman
-
Patent number: 6744134Abstract: A semiconductor package singulation process is disclosed. The process comprises the step of using at least a portion of a reference fiducial formed on at least one package in a semiconductor package panel comprising a plurality of interconnected packages, the fiducial used to monitor and to control the semiconductor package singulation process.Type: GrantFiled: January 4, 2002Date of Patent: June 1, 2004Assignee: Micron Technology, Inc.Inventors: Jay Roberts, Gregory M. Chapman, John VanNortwick, Zane Drussel
-
Publication number: 20040056072Abstract: An improved wire bonding capillary used in the bonding of wires to the bond pads of a semiconductor device and the leads of a lead frame, the wire bonding capillary having a working tip having a working surface including a flat annular portion surrounding the wire feed aperture in the capillary and a concave surface extending therefrom to the intersection with the radius extending from the external tip diameter of the working tip.Type: ApplicationFiled: July 22, 2003Publication date: March 25, 2004Inventors: Gregory M. Chapman, Michael J. Bettinger, Jennifer A. Due
-
Publication number: 20040033642Abstract: A first adhesively coated tape material length is supplied to a first die associated with a cutting and application mechanism. A second length of adhesively coated tape material is also provided to a second die of the cutting and application mechanism. A plurality of LOC leadframes is supplied sequentially through the application structure to apply a first decal cut from the first tape material to a first die site at a first location and to apply a second decal cut from the second tape material to a second die site at a second location.Type: ApplicationFiled: August 11, 2003Publication date: February 19, 2004Inventor: Gregory M. Chapman
-
Publication number: 20040026044Abstract: A first adhesively coated tape material length is supplied to a first die associated with a cutting and application mechanism. A second length of adhesively coated tape material is also provided to a second die of the cutting and application mechanism. A plurality of LOC leadframes is supplied sequentially through the application structure to apply a first decal cut from the first tape material to a first die site at a first location and to apply a second decal cut from the second tape material to a second die site at a second location.Type: ApplicationFiled: August 4, 2003Publication date: February 12, 2004Inventor: Gregory M. Chapman
-
Patent number: 6683378Abstract: A method for singulating a substrate containing semiconductor components is performed using a nest for holding the substrate, a prestage alignment base for aligning the substrate during a prestage alignment step, and a vacuum cutting base for holding the nest and the substrate during a cutting step. The prestage alignment base includes locator pins configured to engage locator openings on the substrate to align the substrate on the nest. As the cutting base does not include the locator pins, the cutting step can be performed without saw scrap collecting on the locator pins. A system for performing the method includes the nest and the prestage alignment base having the locator pins configured to engage the locator openings on the substrate. The system also includes the sawing base which includes pedestals with vacuum conduits for holding the substrate stationary on the nest for sawing.Type: GrantFiled: April 29, 2003Date of Patent: January 27, 2004Assignee: Micron Technology, Inc.Inventors: Jason C. Wing, Gregory M. Chapman
-
Publication number: 20030200855Abstract: A method for singulating a substrate containing semiconductor components is performed using a nest for holding the substrate, a prestage alignment base for aligning the substrate during a prestage alignment step, and a vacuum cutting base for holding the nest and the substrate during a cutting step. The prestage alignment base includes locator pins configured to engage locator openings on the substrate to align the substrate on the nest. As the cutting base does not include the locator pins, the cutting step can be performed without saw scrap collecting on the locator pins. A system for performing the method includes the nest and the prestage alignment base having the locator pins configured to engage the locator openings on the substrate. The system also includes the sawing base which includes pedestals with vacuum conduits for holding the substrate stationary on the nest for sawing.Type: ApplicationFiled: April 29, 2003Publication date: October 30, 2003Inventors: Jason C. Wing, Gregory M. Chapman
-
Patent number: 6638831Abstract: A semiconductor package singulation process is disclosed. The process comprises the step of using at least a portion of a reference fiducial formed on at least one package in a semiconductor package panel comprising a plurality of interconnected packages, the fiducial used to monitor and to control the semiconductor package singulation process.Type: GrantFiled: August 31, 2000Date of Patent: October 28, 2003Assignee: Micron Technology, Inc.Inventors: Jay Roberts, Gregory M. Chapman, John VanNortwick, Zane Drussel