Patents by Inventor Gregory Rogers

Gregory Rogers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9432829
    Abstract: Various embodiments are generally directed to an apparatus, method and other techniques for receiving an indication of one or more errors in a message, the message for communication to an emergency service provider and storing correction information including at least the one or more errors in the memory. Embodiments may also include receiving an indication to communicate the message to the emergency service provider and causing an original version of the message and a corrected version of the message to be communicated to the emergency service provider, the original version to include the one or more errors and the corrected version to include corrections for the one or more errors.
    Type: Grant
    Filed: April 7, 2016
    Date of Patent: August 30, 2016
    Assignee: Bandwidth.com, Inc.
    Inventors: Peter Holthausen, W Christopher Matton, Gregory Rogers
  • Publication number: 20150163066
    Abstract: A network-initiated teleconferencing system and method. In one embodiment, teleconference setup information is received pursuant to a setup request for a teleconference generated by an organizer using a messaging module. A messaging server system associated with the messaging module is monitored to obtain retrieve teleconference state information. Relative to a scheduled time, notifications are sent to personal communication devices of one or more participants (external participants, internal participants, or a combination thereof), including the organizer, for receiving consent. Upon receiving one or more consent confirmations from the one or more participants indicative of accepting a call initiated by a network, a call handling process may be invoked to initiate calls to the one or more participants for establishing the teleconference at the scheduled time.
    Type: Application
    Filed: December 6, 2013
    Publication date: June 11, 2015
    Applicant: Telefonaktiebolaget L M Ericsson (PUBL)
    Inventors: Joseph DeRosa, Lalin Sourjah, Gregory Rogers, Sushil Thayappan, Aloke Kumar Bhagat, Lev Noryan, Cheng Qian
  • Publication number: 20100070876
    Abstract: A rich media interface allowing a user to consume a variety of media, such as images, audio recordings, video recordings, and texts. The user's interactions with the media may be reported to a server. Through the rich media interface, the user may create a new copy of the rich media interface. The new copy of the rich media interface may be functionally equivalent to the copied rich media interface. The new copy may also report a user's interactions with the media. The reports received from both rich media interfaces may be distinguishable through the use of identifiers associated with each of the rich media interfaces.
    Type: Application
    Filed: September 17, 2009
    Publication date: March 18, 2010
    Applicant: PICTELA, INC.
    Inventors: Sanjay Jain, Gregory Rogers
  • Publication number: 20070074325
    Abstract: A hand-encircling band including a strap having a pad, for positioning in the palm of a hand, and a strip of webbing affixed to one end of the pad and extending therefrom. A ring is affixed to the end of the pad remote from the strip of webbing. A first fastening portion is secured to the top of the strip of webbing adjacent the pad. A second fastening portion, adapted to mate with, and releasably adhere to, the first fastening portion, is secured to the top of the strip of webbing adjacent the free end thereof.
    Type: Application
    Filed: September 30, 2005
    Publication date: April 5, 2007
    Inventor: Gregory Rogers
  • Publication number: 20050210428
    Abstract: One embodiment is a method for enabling a first circuit analysis tool to flatten a hierarchical design for processing by a second circuit analysis tool. The method comprises reading a logical representation of the hierarchical design; and, for each block of the hierarchical design, loading RC information for the block from an RC model of the hierarchical design and writing a flat representation of each instantiation of the block to the second circuit analysis tool.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050210427
    Abstract: A method for optimizing relationships between logic commands defining a circuit design input to an analysis tool is described. The method comprises, responsive to a determination that a value of logic level of a signal can be inferred and responsive to an attempt by the analysis tool to set the logic level of the signal to a calculated value, determining whether the calculated value is equal to the inferred value; and if the calculated value is equal to the inferred value, setting the logic level of the signal to the inferred value.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050210429
    Abstract: A method of using a software tool to analyze a VLSI circuit is described. In one embodiment, the method comprises, prior to initiating analysis of the circuit, performing a complexity check on the circuit; responsive to the circuit failing the complexity check, aborting analysis of the circuit; and responsive to the circuit passing the complexity check, initiating analysis of the circuit and continuing analysis of the circuit until expiration of a predetermined time period following the initiating.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050210425
    Abstract: A method for controlling analysis by an analysis tool of multiple instantiations of a circuit in a hierarchical circuit design is described. The method comprises providing a user-selected analysis option to the analysis tool; analyzing a first instantiation of the circuit as specified by the analysis option; and responsive to the first instantiation of the circuit passing the analysis, terminating analysis of the circuit.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050210430
    Abstract: A method for optimizing relationships between logic commands defining a circuit design is described. The method comprises, for each logic command determining whether the logic command is a primitive logic command; and, responsive to the logic command not being a primitive logic command, decomposing the logic command into its most primitive form.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050210426
    Abstract: A method for use by a circuit analysis tool for selectively applying configuration information from multiple sources to configuration data elements (“CDEs”) stored in a database is described. The method comprises comparing a data source indicator (“DSI”) of a configuration command with a DSI of a corresponding CDE; if the DSI of the configuration command takes precedence over the DSI of the corresponding CDE, applying the configuration command thereto; and if the DSI of the configuration command does not take precedence over the DSI of the corresponding CDE, disregarding the configuration command.
    Type: Application
    Filed: March 18, 2004
    Publication date: September 22, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050493
    Abstract: A system and method for determining unmatched design elements in a circuit. The system determines instances of a first type and a second type of the design elements that are connected to a specific node in the circuit, and stores the gate signal name for each determined said occurrence of the first type of design element in a first list. The gate signal name for each determined said occurrence of the second type of design element is than stored in a second list. A value of a design element characteristic and indicia thereof for each determined said occurrence of the first and the second types of the design elements is than stored.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050492
    Abstract: Methods, systems, software products perform circuit analysis on a circuit design. Instantiation paths for one or more design blocks of the circuit design are determined. Select information is recursively accumulated for each of the design blocks. Instantiation characteristics are applied to the accumulated information for each instance of the design blocks based upon instantiation hierarchy of the instance within the circuit design.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050503
    Abstract: A method and system for establishing consistency, with respect to a data model, between sub-modules within an E-CAD tool. A consistency database, including at least one consistency indicator for each block of interest in the data model, is initially created. One or more of the sub-modules is then executed to perform an analysis of a current version of the data model. At least one data field value, corresponding to the consistency indicator, is compared for each block of interest, in source files in the current version of the data model being analyzed, against a corresponding consistency indicator in the consistency database. A warning is issued, indicating a possible discrepancy between data in the current version of the data model and corresponding data in a previous version of the data model, if a difference is detected between at least one data field value in the current version of the data model being analyzed and the corresponding consistency indicator.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050482
    Abstract: Methods, systems and software products are described for determining applicable configuration information for use in analysis of a computer aided design. A state machine is generated using information contained in a plurality of configuration commands. A design element name, associated with a design element, is applied to the state machine. The state machine generates a list including configuration information applicable to the design element.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050486
    Abstract: Systems, methods, software products utilize fast analysis information during detailed analysis of a circuit design. One or more design blocks of the circuit design are electronically analyzed to determine fast analysis results based upon assumptions of ported signal nets of each one of the design blocks. Next, it is determined whether hierarchical signal net connectivity of block instances of the design blocks and the assumptions match. If the hierarchical signal net connectivity matches the assumptions, the fast analysis results are utilized to generate detailed analysis results. If the hierarchical signal net connectivity does not match the assumptions, the one or more blocks in the hierarchical signal net connection are electronically analyzed to generate detailed analysis results.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050485
    Abstract: Systems, methods, software products identify a data source used in analysis of a circuit design. Data source information, including identification of the data source used to generate data for an entity in a design portion of interest in the circuit design, is retrieved. The data source information is formatted as a bit vector associated with the entity, wherein each of a plurality of bits in the bit vector comprises indicia applicable to the entity. The bit vector is processed to generate formatted output.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050488
    Abstract: Systems, methods, and software products determine a highest level signal name in a hierarchical circuit design. A signal path is traced into a hierarchically lower level of the circuit design from a predetermined net in the circuit design to a predetermined terminal instance, while adding indicia, to an instance history list, of each subsequent instance encountered. A port instance is determined on the terminal instance associated with a selected net for which the highest level signal name is to be determined. The selected net is designated as the current net. For each stored indicia in the instance history list, the net connected to the current net in a hierarchical parent of the instance identified by the indicia is determined, to establish a next current net. If a condition exists wherein there is no connection from the current net to a hierarchically higher level instance, then the current net is established as the highest level signal name for the selected net.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050481
    Abstract: Systems, methods and software products determine activity factors of a circuit design. An activity factor is assigned to one or more node types. One or more signal nets from a netlist of the circuit design are read. The signal nets are processed to associate one of the node types with each of the signal nets. An activity factor is determined for each of the signal nets based upon node type.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050506
    Abstract: A method and system for determining connectivity of a hierarchical circuit design. Hierarchical interface connections in the circuit design are evaluated by determining, for each block instance in each of the hierarchical blocks in the design, whether each port instance, on each block instance, is connected a net in a parent block; and whether each port, in each of the hierarchical blocks, is connected to a net within the block. A warning message is generated upon detection of at least one disconnected net within the hierarchical blocks.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert
  • Publication number: 20050050483
    Abstract: System and method for analyzing design elements in a CAD tool design. A configuration element generator encodes information in a configuration command to generate a configuration element associated with at least one of the design elements. A sequencer, coupled to the configuration element generator, tags the configuration element with a sequence number. A computer memory, coupled to the sequencer, stores the configuration element. A processor, coupled to the computer memory, applies, to the design element that is of interest, each stored said configuration element associated with the design element of interest, in an order indicated by the sequence number. A configuration element is an encoding of data comprising formatted information associated with a design.
    Type: Application
    Filed: August 25, 2003
    Publication date: March 3, 2005
    Inventors: S. Keller, Gregory Rogers, George Robbert