Patents by Inventor Gregory Salyer
Gregory Salyer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7552232Abstract: A system and method that utilizes a dedicated transmission queue to enable expedited transmission of data messages to adaptive “nearest neighbor” nodes within a cluster. Packet descriptors are pre-fetched by the communications adapter hardware during the transmission of the preceding data element and setup for the next transmission is performed in parallel with the transmission of the preceding data element. Data elements of a fixed length that is equal to the cache line size of the communication hardware can optionally be used to provide optimized transfer between computer memory and communications hardware. The data receiving processing can also be optimized to recognize and handle cache line size data elements.Type: GrantFiled: October 24, 2003Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Leonard W. Helmer, Jr., Patricia E. Heywood, Paul DiNicola, Steven J. Martin, Gregory Salyer, Carol L. Soto
-
Publication number: 20050091390Abstract: A system and method that utilizes a dedicated transmission queue to enable expedited transmission of data messages to adaptive “nearest neighbor” nodes within a cluster. Packet descriptors are pre-fetched by the communications adapter hardware during the transmission of the preceding data element and setup for the next transmission is performed in parallel with the transmission of the preceding data element. Data elements of a fixed length that is equal to the cache line size of the communication hardware can optionally be used to provide optimized transfer between computer memory and communications hardware. The data receiving processing can also be optimized to recognize and handle cache line size data elements.Type: ApplicationFiled: October 24, 2003Publication date: April 28, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Leonard Helmer, Patricia Heywood, Paul Dinicola, Steven Martin, Gregory Salyer, Carol Soto
-
Publication number: 20050081080Abstract: A method and system are provided for error recovery in the process of message packet transfer using communications adapters connected between data processing nodes and a switched network. The communications adapter are provided with internal storage that is capable of storing specific information concerning the failure of one or more message packet transfers. This storage may be queried from nodes external to the adapter to more precisely determine the error and to take corrective actions, where possible.Type: ApplicationFiled: October 14, 2003Publication date: April 14, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl Bender, John Houston, Gregory Salyer
-
Publication number: 20050080869Abstract: A system and method are provided in which direct memory to memory transfer of message packet information is effected in a manner in which message packets are broadcast to and received at a plurality of data processing nodes. Special codes are established via parameters provided in communication tables which specify this functionality and which also provide signals to the operative communications adapters as to how this mode of transfer is to be handled, especially vis a vis error conditions that arise.Type: ApplicationFiled: October 14, 2003Publication date: April 14, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl Bender, Walker Carroll, John Houston, Gregory Salyer
-
Patent number: 5680575Abstract: A system for resetting a cache in a first device connected by a multilinelink to a memory in a second device. A transceiver in the first element connects to one end of each of the link lines and a transceiver in the second device connects to the other end. The transmitter in the first device transceiver is disabled in response to a failure of the transceiver to receive messages from the second device. The transmitter in the first device transceiver also selectively sends a reset sequence to the receiver in the second device. A detector detects when all of the receivers in the second device have either received a reset sequence or have detected that a transmitter in the first device is disabled. The detector sets a latch in response, representing that data in the second device cache is invalid. Optionally, the second device has responders which send responses over the link lines indicating receipt of a reset sequence.Type: GrantFiled: May 17, 1995Date of Patent: October 21, 1997Assignee: International Business Machines CorporationInventors: Neil George Bartow, Robert Stanley Capowski, Louis Thomas Fasano, Thomas Anthony Gregg, Gregory Salyer, Douglas Wayne Westcott
-
Patent number: 5548623Abstract: A system for the transmission of information between elements of a data processing complex and a method for establishing such a system. Two elements of a data processing system are connected by a physical link comprising multiple conductors attached to transceivers at channels in each data processing element. Once the transceivers have been synchronized, commands and responses are exchanged which ensure that all of the transceivers in a channel are connected to the same channel on the other end of the conductor. If the transceivers are considered configured an entry is made in a Configured-Transceiver table. A search is made of an Allowed-Operational-Link table which contains sets of transceivers which are allowed to become operational links. The set of transceivers thus found, is compared against the Configured-Transceiver-Table to verify that all of the members of the set have been configured. If a match is found, this set of transceivers becomes an Intended-Operational-Link.Type: GrantFiled: June 1, 1993Date of Patent: August 20, 1996Assignee: International Business Machines CorporationInventors: Daniel F. Casper, Thomas A. Gregg, Gregory Salyer, Douglas W. Westcott
-
Patent number: 5509122Abstract: A system for the transmission of information between elements of a data processing complex and a method for establishing such a system. Two elements of a data processing system are connected by a physical link comprising multiple conductors attached to transceivers at channels in each data processing element. Once the transceivers have been synchronized, commands and responses are exchanged which ensure that all of the transceivers in a channel are connected to the same channel on the other end of the conductor. If the transceivers are considered configured an entry is made in a Configured-Transceiver table. A search is made of an Allowed-Operational-Link table which contains sets of transceivers which are allowed to become operational links. The set of transceivers thus found, is compared against the Configured-Transceiver-Table to verify that all of the members of the set have been configured. If a match is found, this set of transceivers becomes an Intended-Operational-Link.Type: GrantFiled: June 1, 1993Date of Patent: April 16, 1996Assignee: International Business Machines CorporationInventors: Neil G. Bartow, Robert S. Capowski, Louis T. Fasano, Thomas A. Gregg, Gregory Salyer, Douglas W. Westcott
-
Patent number: 5455831Abstract: A system and method for asynchronously transmitting data blocks, in parallel, across multiple fibers in a serial manner. Frame groups are provided as a mechanism to transmit associated data serially on each fiber and tie the data being transmitted together. The frame groups do not have sequence numbers, therefore, the receiver determines which frames are part of a frame group by the arrival times of the individual frames. The transceivers for each member of the parallel bus asynchronously achieve synchronism from either end of the fiber. Thus the need for a common clock is eliminated. The receivers on each side of the bus determine the relative skew for each conductor by performing skew measurements on a calibration message generated by the transmitters on the other side of the bus. When the skew on all conductors, viewed from both sides of the bus, has been determined, the skew values are exchanged across the bus, thus enabling the transmitters to set proper frame spacing.Type: GrantFiled: June 1, 1993Date of Patent: October 3, 1995Assignee: International Business Machines CorporationInventors: Neil G. Bartow, Paul J. Brown, Robert S. Capowski, Louis T. Fasano, Thomas A. Gregg, Gregory Salyer, Douglas W. Wescott, Vincent P. Zeyak, Jr.
-
Patent number: 5455830Abstract: A system and method for asynchronously transmitting data blocks, in parallel, across multiple fibers in a serial manner. Frame groups are provided as a mechanism to transmit associated data serially on each fiber and tie the data being transmitted together. The frame groups do not have sequence numbers, therefore, the receiver determines which frames are part of a frame group by the arrival times of the individual frames. In one embodiment, the transceivers for each member of the parallel bus asynchronously achieve synchronism at each end of the fiber. Thus the need for a common clock is eliminated. The receivers on each side of the bus determine the relative skew for each conductor by performing skew measurements on a calibration message generated by the transmitters on the other side of the bus. When the skew on all conductors, viewed from both sides of the bus, has been determined, the skew values are exchanged across the bus, thus enabling the transmitters to set proper frame spacing.Type: GrantFiled: June 1, 1993Date of Patent: October 3, 1995Inventors: Thomas A. Gregg, Gregory Salyer, Douglas W. Westcott
-
Patent number: 5418939Abstract: A system for the transmission of information between elements of a data processing complex and a method for establishing such a system. Two elements of a data processing system are connected by a physical link comprising multiple conductors attached to transceivers at channels in each data processing element. Once the transceivers have been synchronized, commands and responses are exchanged which ensure that all of the transceivers in a channel are connected to the same channel on the other end of the conductor. If the transceivers are considered configured an entry is made in a Configured-Transceiver table. A search is made of an Allowed-Operational-Link table which contains sets of transceivers which are allowed to become operational links. The set of transceivers thus found, is compared against the Configured-Transceiver-Table to verify that all of the members of the set have been configured. If a match is found, this set of transceivers becomes an Intended-Operational-Link.Type: GrantFiled: June 1, 1993Date of Patent: May 23, 1995Assignee: International Business Machines CorporationInventors: Kenneth J. Fredericks, Thomas A. Gregg, Paul W. Jones, Gregory Salyer, Patrick J. Sugrue, Douglas W. Westcott
-
Patent number: 5412803Abstract: Buffers are provided in two elements between which data is to be transferred wherein both buffers are managed solely by the originator of the data transfer. Only one transfer is required to transmit a message, and a second transfer acknowledges the completion of the function because message delivery to the receiver is guaranteed under the implemented protocol. When a request is sent, a message timer is started at the sender. When the normal response for the request is received, the timer is reset; however, if the duration of the message operation exceeds the timeout value, a message-timeout procedure is initiated. When the cancel command is issued, a second timer is set. If this timer is exceeded, subsequent cancel commands can be issued. If subsequent cancel commands are issued, a cancel complete command must be sent and responded to.Type: GrantFiled: February 20, 1992Date of Patent: May 2, 1995Assignee: International Business Machines CorporationInventors: Neil G. Bartow, Paul J. Brown, Robert S. Capowski, Louis T. Fasano, Thomas A. Gregg, Gregory Salyer, Douglas W. Westcott
-
Patent number: 5357608Abstract: A system for the transmission of information between elements of a data processing complex and a method for establishing such a system. Two elements of a data processing system are connected by a physical link comprising multiple conductors attached to transceivers at channels in each data processing element. Once the transceivers have been synchronized, commands and responses are exchanged which ensure that all of the transceivers in a channel are connected to the same channel on the other end of the conductor. If the transceivers are considered configured and an entry is made in a Configured-Transceiver table. A search is made of an Allowed-Operational-Link table which contains sets of transceivers which are allowed to become operational links. The set of transceivers thus found, is compared against the Configured-Transceiver-Table to verify that all of the members of the set have been configured. If a match is found, this set of transceivers becomes an Intended-Operational-Link.Type: GrantFiled: February 20, 1992Date of Patent: October 18, 1994Assignee: International Business Machines CorporationInventors: Neil G. Bartow, Robert S. Capowski, Louis T. Fasano, Thomas A. Gregg, Gregory Salyer, Douglas W. Westcott
-
Patent number: 5267240Abstract: A system and method for asynchronously transmitting data blocks, in parallel, across multiple fibers in a serial manner. Frame groups are provided as a mechanism to transmit associated data serially on each fiber and tie the data being transmitted together. The frame groups do not have sequence numbers, therefore, the receiver determines which frames are part of a frame group by the arrival times of the individual frames. In one embodiment, the transceivers for each member of the parallel bus asynchronously achieve synchronism at each end of the fiber. Thus the need for a common clock is eliminated. The receivers on each side of the bus determine the relative skew for each conductor by performing skew measurements on a calibration message generated by the transmitters on the other side of the bus. When the skew on all conductors, viewed from both sides of the bus, has been determined, the skew values are exchanged across the bus, thus enabling the transmitters to set proper frame spacing.Type: GrantFiled: February 20, 1992Date of Patent: November 30, 1993Assignee: International Business Machines CorporationInventors: Neil G. Bartow, Paul J. Brown, Robert S. Capowski, Louis T. Fasano, Thomas A. Gregg, Gregory Salyer, Patrick J. Sugrue, Douglas W. Westcott, Vincent P. Zeyak, Jr.
-
Patent number: 5265232Abstract: A coherence directory and its methods of operation are disclosed for private processor caches in a multiple processor system to control data coherence in the system. It provides cross-invalidate (XI) controls for the assignment of exclusive and public ownership to data units in the processor caches, including required cross-invalidation of data units among the processor caches to obtain data coherence in the system in an efficient manner. The coherence directory can be used in a multiple processor system with or without any shared second level (L2) cache, shared or private. When a shared L2 cache is used to improve system access time, the coherence directory can also be used as the second level directory for the shared L2 cache and eliminate the need for any additional L2 directory(s).Type: GrantFiled: April 3, 1991Date of Patent: November 23, 1993Assignee: International Business Machines CorporationInventors: Patrick M. Gannon, Michael Ignatowski, Matthew A. Krygowski, Lishing Liu, Donald W. Price, William K. Rodiger, Gregory Salyer, Yee-Ming Ting, Michael P. Witt
-
Patent number: 4635186Abstract: A uniprocessor if formed on plural independently controlled chips each including a primary instruction driven controller and a secondary error driven self-sequencing controller. Each instruction is supplied in parallel to each primary controller which generates an EXIT signal, as it completes execution, to a common external EXIT line. Hardware monitors the local EXIT signal and the common EXIT line state and activates the secondary controller, when a mismatch is detected, to set an on-chip reset predominant error latch driving a common external ERROR line, an ERROR-state on which also sets the latches and activates any inactive secondary controller to drive its chip to a first predetermined state and to reset its latch. When no ERROR signal remains, the secondary controllers cycle in synchronism through an ERROR routine, exiting to instruction control.Type: GrantFiled: June 20, 1983Date of Patent: January 6, 1987Assignee: International Business Machines CorporationInventors: Price W. Oman, Mark A. Rinaldi, Vito W. Russo, Gregory Salyer