Patents by Inventor Guangming Yin
Guangming Yin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11935283Abstract: Disclosed are a cranial CT-based grading method and a corresponding system, which relate to the field of medical imaging. The cranial CT-based grading method as disclosed solves the problems of relatively great subjective disparities and poor operability in eye-balling ASPECTS assessment. The grading method includes: determining frames where target image slices are located from to-be-processed multi-frame cranial CT data; extracting target areas; performing infarct judgment on each target area included in the target areas to output an infarct judgment outcome regarding the target area; and outputting a grading outcome based on infarct judgment outcomes regarding all target areas.Type: GrantFiled: November 14, 2019Date of Patent: March 19, 2024Assignee: UNION STRONG (BEIJING) TECHNOLOGY CO. LTD.Inventors: Hailan Jin, Ling Song, Yin Yin, Guangming Yang, Yangyang Yao, Pengxiang Li, Lan Qin
-
Publication number: 20220329928Abstract: An earphone control method is applied to an earphone box provided with a first electrical contact, when the first electrical contact is in a charging state, the first electrical contact is configured for charging the earphone, and when the first electrical contact is a communication state, the first electrical contact is configured for establishing communication between the earphone box and the earphone, the method includes: in responding to that the first electrical contact is in the charging state, and the earphone box detects that a communication requirement exists between the earphone box and the earphone, adjusting a voltage level of the first electrical contact to send preset signals to the earphone; and upon receiving a response signal fed back by the earphone based on the preset signals, switching the first electrical contact to the communication state. An earphone box, an earphone and a computer-readable storage medium are also disclosed.Type: ApplicationFiled: June 26, 2022Publication date: October 13, 2022Inventors: Bin BAI, Minghui HU, Xuemei WANG, Yanhong YAO, Guangming YIN, Xiaokang LI, Tao LI, Haojie LUAN, Zengguo XU
-
Patent number: 9998099Abstract: A feed-forward bias circuit biases body bias terminals of transistors of another circuit to compensate for PVT variations in the other circuit. In some aspects, the feed-forward bias circuit compensates for transistor process corners in a circuit by enabling the generation of different bias signals under different corner conditions. In some implementations, the feed-forward bias circuit is used to bias a delay circuit so that the delay circuit exhibits relatively constant delay characteristics over different PVT conditions.Type: GrantFiled: May 23, 2014Date of Patent: June 12, 2018Assignee: QUALCOMM IncorporatedInventors: Wenjun Su, Chulkyu Lee, Le Zhang, Guangming Yin
-
Publication number: 20170257104Abstract: Systems, methods, and apparatus are disclosed that that can improve robustness of digital phase locked loop (PLL) circuits. A method performed by a clock generation device includes generating a plurality of phase-shifted signals, each of the plurality of phase-shifted signals having a phase shift with respect to a base clock signal that is unique within the plurality of phase-shifted signals, selecting a first phase-shifted signal as an output signal, generating a first phase control word indicative of a second phase-shifted signal when the second signal has a closer phase relationship with a reference signal than the first signal, refraining from selecting the second signal as the output signal while either of the first signal and the second signal is in a first signaling state, and selecting as the output signal, the second signal when the first signal and the second signal are in a second signaling state.Type: ApplicationFiled: February 8, 2017Publication date: September 7, 2017Inventors: Hongchun Yu, Weiran Lin, Shuguang Li, Guangming Yin
-
Publication number: 20170077907Abstract: A feed-forward bias circuit biases body bias terminals of transistors of another circuit to compensate for PVT variations in the other circuit. In some aspects, the feed-forward bias circuit compensates for transistor process corners in a circuit by enabling the generation of different bias signals under different corner conditions. In some implementations, the feed-forward bias circuit is used to bias a delay circuit so that the delay circuit exhibits relatively constant delay characteristics over different PVT conditions.Type: ApplicationFiled: May 23, 2014Publication date: March 16, 2017Inventors: Wenjun Su, Chulkyu Lee, Le Zhang, Guangming Yin
-
Publication number: 20160254793Abstract: Methods, apparatus, and means for maintaining a low output common-mode voltage in a driver are provided. One example apparatus includes a first differential amplifier stage configured to provide a differential output for the apparatus; and a second differential amplifier stage configured to drive the first differential amplifier stage, the second differential amplifier stage including a pair of pre-driver amplifiers, a pair of n-stage circuits, and an input skew averaging circuit, wherein each of the pair of n-stage units is split into two half blocks. The input skew averaging circuit is configured to suppress the output common-mode voltage by driving the blocks with complementary digital inputs to average out a skew in a gate-to-source voltage of the pair of n-stage circuits. For certain aspects, two feed-forward capacitors may be added to enhance the transconductance and operating speed of main transistors of the first differential amplifier stage.Type: ApplicationFiled: November 5, 2014Publication date: September 1, 2016Inventors: Wenjun SU, Guangming YIN, Quanqing ZHU
-
Patent number: 9401594Abstract: An integrated circuit device (200) includes a first and second differential I/O pins (TRXP/TRXN) and a surge protection circuit. The surge protection circuit includes a protection transistor, a positive surge detection circuit, and a negative surge detection circuit. The protection transistor is connected between the first and second I/O pins and has a gate to receive a control signal (CTRL). The protection transistor is turned on to connect the I/O pins together if the positive surge detection circuit detects a positive surge energy on either of the I/O pins and/or if the negative surge detection circuit detects a negative surge energy on either of the I/O pins. The surge protection circuit provides increased protection for Ethernet device against undesirable energy in a manner that does not adversely affect the performance of the device.Type: GrantFiled: February 15, 2012Date of Patent: July 26, 2016Assignee: QUALCOMM IncorporatedInventors: Quanqing Zhu, Guangming Yin
-
Publication number: 20150194802Abstract: An integrated circuit device (200) includes a first and second differential I/O pins (TRXP/TRXN) and a surge protection circuit. The surge protection circuit includes a protection transistor, a positive surge detection circuit, and a negative surge detection circuit. The protection transistor is connected between the first and second I/O pins and has a gate to receive a control signal (CTRL). The protection transistor is turned on to connect the I/O pins together if the positive surge detection circuit detects a positive surge energy on either of the I/O pins and/or if the negative surge detection circuit detects a negative surge energy on either of the I/O pins. The surge protection circuit provides increased protection for Ethernet device against undesirable energy in a manner that does not adversely affect the performance of the device.Type: ApplicationFiled: February 15, 2012Publication date: July 9, 2015Applicant: QUALCOMM INCORPORATEDInventors: Quanqing Zhu, Guangming Yin
-
Patent number: 8779859Abstract: Techniques for generating bias voltages for a multi-cascode amplifier. In an aspect, a multi-cascode bias network is provided, each transistor in the bias network being a replica of a corresponding transistor in the multi-cascode amplifier, enabling accurate biasing of the transistors in the multi-cascode amplifier. In another aspect, a voltage supply for the multi-cascode amplifier is provided separately from a voltage supply for the replica bias network, to advantageously decouple variations in the amplifier voltage supply from the bias network voltage supply. In yet another aspect, the bias voltages of transistors in the multi-cascode amplifier may be configured by adjusting the impedance of resistive voltage dividers coupled to the transistor gate biases. As the gain of the amplifier depends on the bias voltages of the cascode amplifiers, the gain of the amplifier may be adjusted in this manner without introducing a variable gain element directly in the amplifier signal path.Type: GrantFiled: August 8, 2012Date of Patent: July 15, 2014Assignee: QUALCOMM IncorporatedInventors: Wenjun Su, Chiewcharn Narathong, Guangming Yin, Aristotele Hadjichristos
-
Patent number: 8750338Abstract: Provided is a high speed bit stream data conversion circuit that includes input ports to receive first bit streams at a first bit rate. Data conversion circuits receive the first bit streams and produce second bit stream(s), wherein the number and bit rate of the first and second bit stream(s) differ. Symmetrical pathways transport the first bit streams from the input ports to the data conversion circuits, wherein their transmission time(s) are substantially equal. A clock distribution circuit receives and symmetrically distributes a clock signal to data conversion circuits. A central trunk coupled to the clock port and located between a first pair of circuit pathways with paired branches that extend from the trunk and that couple to the data conversion circuits make up the clock distribution circuit. The distributed data clock signal latches data in data conversion circuits from the first to the second bit stream(s).Type: GrantFiled: July 24, 2012Date of Patent: June 10, 2014Assignee: Broadcom CorporationInventors: Guangming Yin, Bo Zhang, Mohammad Nejad, Jun Cao
-
Publication number: 20140043102Abstract: Techniques for generating bias voltages for a multi-cascode amplifier. In an aspect, a multi-cascode bias network is provided, each transistor in the bias network being a replica of a corresponding transistor in the multi-cascode amplifier, enabling accurate biasing of the transistors in the multi-cascode amplifier. In another aspect, a voltage supply for the multi-cascode amplifier is provided separately from a voltage supply for the replica bias network, to advantageously decouple variations in the amplifier voltage supply from the bias network voltage supply. In yet another aspect, the bias voltages of transistors in the multi-cascode amplifier may be configured by adjusting the impedance of resistive voltage dividers coupled to the transistor gate biases. As the gain of the amplifier depends on the bias voltages of the cascode amplifiers, the gain of the amplifier may be adjusted in this manner without introducing a variable gain element directly in the amplifier signal path.Type: ApplicationFiled: August 8, 2012Publication date: February 13, 2014Applicant: QUALCOMM INCORPORATEDInventors: Wenjun Su, Chiewcharn Narathong, Guangming Yin, Aristotele Hadjichristos
-
Publication number: 20120287950Abstract: Provided is a high speed bit stream data conversion circuit that includes input ports to receive first bit streams at a first bit rate. Data conversion circuits receive the first bit streams and produce second bit stream(s), wherein the number and bit rate of the first and second bit stream(s) differ. Symmetrical pathways transport the first bit streams from the input ports to the data conversion circuits, wherein their transmission time(s) are substantially equal. A clock distribution circuit receives and symmetrically distributes a clock signal to data conversion circuits. A central trunk coupled to the clock port and located between a first pair of circuit pathways with paired branches that extend from the trunk and that couple to the data conversion circuits make up the clock distribution circuit. The distributed data clock signal latches data in data conversion circuits from the first to the second bit stream(s).Type: ApplicationFiled: July 24, 2012Publication date: November 15, 2012Applicant: BROADCOM CORPORATIONInventors: Guangming Yin, Bo Zhang, Mohammad Nejad, Jun Cao
-
Patent number: 8259762Abstract: Provided is a high speed bit stream data conversion circuit that includes input ports to receive first bit streams at a first bit rate. Data conversion circuits receive the first bit streams and produce second bit stream(s), wherein the number and bit rate of the first and second bit stream(s) differ. Symmetrical pathways transport the first bit streams from the input ports to the data conversion circuits, wherein their transmission time(s) are substantially equal. A clock distribution circuit receives and symmetrically distributes a clock signal to data conversion circuits. A central trunk coupled to the clock port and located between a first pair of circuit pathways with paired branches that extend from the trunk and that couple to the data conversion circuits make up the clock distribution circuit. The distributed data clock signal latches data in data conversion circuits from the first to the second bit stream(s).Type: GrantFiled: August 16, 2010Date of Patent: September 4, 2012Assignee: Broadcom CorporationInventors: Guangming Yin, Bo Zhang, Mohammad Nejad, Jun Cao
-
Patent number: 7974337Abstract: Various example embodiments are disclosed. According to an example embodiment, an apparatus may include a continuous time filter, a decision feedback equalizer, a clock and data recovery circuit, and an adaptation circuit. The adaptation circuit may be configured to adapt equalization according to at least one dithering algorithm by adjusting a delay adjust signal based on a mean square error of equalized data signals.Type: GrantFiled: October 27, 2009Date of Patent: July 5, 2011Assignee: Broadcom CorporationInventors: Afshin Momtaz, Mario Caresosa, David Kyong-Sik Chung, Davide Tonietto, Guangming Yin, Bruce Currivan, Thomas Kolze, Ichiro Fujimori
-
Patent number: 7864909Abstract: A signal delay structure and method of reducing skew between clock and data signals in a high-speed serial communications interface includes making a global adjustment to the clock signal in the time domain to compensate for a component of the skew that is common between the clock and all data signals. This can include skew caused by the variation in frequency of the input clock from a nominal value, misalignment between the phase of the clock and data generated at the source of the two signals. The global adjustment is made through a delay component that is common to all of the clock signal lines for which skew with data signals is to be compensated. A second level adjustment is made that compensates for the component of the skew that is common to the clock and a subset of the data signals.Type: GrantFiled: November 6, 2009Date of Patent: January 4, 2011Assignee: Broadcom CorporationInventors: Jun Cao, Guangming Yin
-
Publication number: 20100306568Abstract: Provided is a high speed bit stream data conversion circuit that includes input ports to receive first bit streams at a first bit rate. Data conversion circuits receive the first bit streams and produce second bit stream(s), wherein the number and bit rate of the first and second bit stream(s) differ. Symmetrical pathways transport the first bit streams from the input ports to the data conversion circuits, wherein their transmission time(s) are substantially equal. A clock distribution circuit receives and symmetrically distributes a clock signal to data conversion circuits. A central trunk coupled to the clock port and located between a first pair of circuit pathways with paired branches that extend from the trunk and that couple to the data conversion circuits make up the clock distribution circuit. The distributed data clock signal latches data in data conversion circuits from the first to the second bit stream(s).Type: ApplicationFiled: August 16, 2010Publication date: December 2, 2010Applicant: BROADCOM CORPORATIONInventors: Guangming Yin, Bo Zhang, Mohammad Nejad, Jun Cao
-
Patent number: 7834790Abstract: A communication device includes a communication port that includes a digital to analog converter (DAC) that may be configured to output for transmission an analog signal that corresponds to a digital input such as link data that is to be transmitted on a physical link. The communication port further includes a control unit coupled to the DAC and may be configured to provide a bias current to the DAC during operation. In addition, the control unit may further be configured to reduce the bias current to the DAC dependent upon a mode of operation of the communication port and whether there is data to transmit.Type: GrantFiled: September 9, 2008Date of Patent: November 16, 2010Assignee: Atheros Communications, Inc.Inventor: Guangming Yin
-
Patent number: 7778288Abstract: Provided is a high speed bit stream data conversion circuit that includes input ports to receive first bit streams at a first bit rate. Data conversion circuits receive the first bit streams and produce second bit stream(s), wherein the number and bit rate of the first and second bit stream(s) differ. Symmetrical pathways transport the first bit streams from the input ports to the data conversion circuits, wherein their transmission time(s) are substantially equal. A clock distribution circuit receives and symmetrically distributes a clock signal to data conversion circuits. A central trunk coupled to the clock port and located between a first pair of circuit pathways with paired branches that extend from the trunk and that couple to the data conversion circuits make up the clock distribution circuit. The distributed data clock signal latches data in data conversion circuits from the first to the second bit stream(s).Type: GrantFiled: January 15, 2008Date of Patent: August 17, 2010Assignee: Broadcom CorporationInventors: Guangming Yin, Bo Zhang, Mohammad Nejad, Jun Cao
-
Publication number: 20100054384Abstract: A signal delay structure and method of reducing skew between clock and data signals in a high-speed serial communications interface includes making a global adjustment to the clock signal in the time domain to compensate for a component of the skew that is common between the clock and all data signals. This can include skew caused by the variation in frequency of the input clock from a nominal value, misalignment between the phase of the clock and data generated at the source of the two signals. The global adjustment is made through a delay component that is common to all of the clock signal lines for which skew with data signals is to be compensated. A second level adjustment is made that compensates for the component of the skew that is common to the clock and a subset of the data signals.Type: ApplicationFiled: November 6, 2009Publication date: March 4, 2010Applicant: BROADCOM CORPORATIONInventors: Jun Cao, Guangming Yin
-
Publication number: 20100046601Abstract: Various example embodiments are disclosed. According to an example embodiment, an apparatus may include a continuous time filter, a decision feedback equalizer, a clock and data recovery circuit, and an adaptation circuit. The adaptation circuit may be configured to adapt equalization according to at least one dithering algorithm by adjusting a delay adjust signal based on a mean square error of equalized data signals.Type: ApplicationFiled: October 27, 2009Publication date: February 25, 2010Applicant: Broadcom CorporationInventors: Afshin Momtaz, Mario Caresosa, David Chung, Davide Tonietto, Guangming Yin, Bruce Currivan, Thomas Kolze, Ichiro Fujimori