Patents by Inventor Guenther Hutzl
Guenther Hutzl has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10175297Abstract: A method, apparatus, and computer program product for measuring a slew rate of a digital high speed repeating signal on-chip including, transforming the rising and the falling edges of the signal into a digital pulse signal each; and selecting the digital pulse signals corresponding either to the rising edge or to the falling edge of the signal. Further the method including converting the selected digital pulse signals into an average DC voltage equivalent to the pulse width of the respective digital pulse signal; as well as converting each DC voltage into a binary value.Type: GrantFiled: July 13, 2016Date of Patent: January 8, 2019Assignee: International Business Machines CorporationInventors: Fatih Cilek, Guenther Hutzl, Michael Koch, Christian I. Menolfi, Dieter Nissler, Matthias Ringe
-
Publication number: 20180017621Abstract: A method, apparatus, and computer program product for measuring a slew rate of a digital high speed repeating signal on-chip comprising, transforming the rising and the falling edges of the signal into a digital pulse signal each; and selecting the digital pulse signals corresponding either to the rising edge or to the falling edge of the signal. Further the method comprises converting the selected digital pulse signals into an average DC voltage equivalent to the pulse width of the respective digital pulse signal; as well as converting each DC voltage into a binary value.Type: ApplicationFiled: July 13, 2016Publication date: January 18, 2018Inventors: Fatih Cilek, Guenther Hutzl, Michael Koch, Christian I. Menolfi, Dieter Nissler, Matthias Ringe
-
Patent number: 9754063Abstract: Reducing dynamic clock skew and/or slew in an electronic circuit is provided by: referencing a layout database and/or netlist of a design for the electronic circuit; identifying a set of neighboring buffer pairs with active buffers and adjacent sub-meshes, which are connected by a shorting bar; for each neighboring buffer pair of the set: placing a dummy buffer for each of their active buffers in the adjacent sub-meshes close to the active buffers; routing an input of a first dummy buffer located in a first sub-mesh to an output of an active buffer in a second sub-mesh; routing an input of a second dummy buffer located in the second sub-mesh to an output of an active buffer in the first sub-mesh; and connecting inputs of the first and second dummy buffers to the shorting bar.Type: GrantFiled: November 16, 2015Date of Patent: September 5, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas Arp, Fatih Cilek, Guenther Hutzl, Michael Koch, Matthias Ringe
-
Publication number: 20160140280Abstract: Reducing dynamic clock skew and/or slew in an electronic circuit is provided by: referencing a layout database and/or netlist of a design for the electronic circuit; identifying a set of neighboring buffer pairs with active buffers and adjacent sub-meshes, which are connected by a shorting bar; for each neighboring buffer pair of the set: placing a dummy buffer for each of their active buffers in the adjacent sub-meshes close to the active buffers; routing an input of a first dummy buffer located in a first sub-mesh to an output of an active buffer in a second sub-mesh; routing an input of a second dummy buffer located in the second sub-mesh to an output of an active buffer in the first sub-mesh; and connecting inputs of the first and second dummy buffers to the shorting bar.Type: ApplicationFiled: November 16, 2015Publication date: May 19, 2016Inventors: Andreas ARP, Fatih CILEK, Guenther HUTZL, Michael KOCH, Matthias RINGE
-
Patent number: 9319030Abstract: A system is disclosed, which may include a clock distribution circuit. The clock distribution circuit may include a duty cycle controller to distribute a clock output signal to a plurality of remote locations on a clock grid. The duty cycle controller may adjust, in response to a duty cycle control signal, a duty cycle of the clock output signal. The clock distribution circuit may also include a duty cycle measurement unit, to measure the duty cycle of the clock output signal at one of the remote locations, generate the duty cycle control signal, and generate and write duty cycle data values to a memory unit. The system may also include control logic to calculate and transmit a clock distribution circuit end-of-life date, by applying a model to stored duty cycle data values and to a duty cycle controller adjustment state.Type: GrantFiled: December 12, 2013Date of Patent: April 19, 2016Assignee: International Business Machines CorporationInventors: Thomas Gentner, Klaus P. Gungl, Guenther Hutzl
-
Patent number: 9306547Abstract: The present disclosure regards adjusting a duty cycle, which includes generating a duty cycle signal having a voltage representing a duty cycle of a clock signal; adjusting a reference voltage generated by an adjustable reference voltage generator to match the duty cycle signal to produce a first matched value; inverting voltage sources of the reference voltage generator; adjusting, while the voltage sources are inverted, the reference voltage to produce a second matched value; and calculating a duty cycle value based on the first and second matched values.Type: GrantFiled: December 12, 2013Date of Patent: April 5, 2016Assignee: International Business Machines CorporationInventors: Andreas Arp, Fatih Cilek, Guenther Hutzl, Michael Koch, Christian I. Menolfi, Dieter Nissler, Matthias Ringe
-
Publication number: 20150171834Abstract: The present disclosure regards adjusting a duty cycle, which includes generating a duty cycle signal having a voltage representing a duty cycle of a clock signal; adjusting a reference voltage generated by an adjustable reference voltage generator to match the duty cycle signal to produce a first matched value; inverting voltage sources of the reference voltage generator; adjusting, while the voltage sources are inverted, the reference voltage to produce a second matched value; and calculating a duty cycle value based on the first and second matched values.Type: ApplicationFiled: December 12, 2013Publication date: June 18, 2015Applicant: International Business Machines CorporationInventors: Andreas Arp, Fatih Cilek, Guenther Hutzl, Michael Koch, Christian I. Menolfi, Dieter Nissler, Matthias Ringe
-
Publication number: 20150171835Abstract: A system is disclosed, which may include a clock distribution circuit. The clock distribution circuit may include a duty cycle controller to distribute a clock output signal to a plurality of remote locations on a clock grid. The duty cycle controller may adjust, in response to a duty cycle control signal, a duty cycle of the clock output signal. The clock distribution circuit may also include a duty cycle measurement unit, to measure the duty cycle of the clock output signal at one of the remote locations, generate the duty cycle control signal, and generate and write duty cycle data values to a memory unit. The system may also include control logic to calculate and transmit a clock distribution circuit end-of-life date, by applying a model to stored duty cycle data values and to a duty cycle controller adjustment state.Type: ApplicationFiled: December 12, 2013Publication date: June 18, 2015Applicant: International Business Machines CorporationInventors: Thomas Gentner, Klaus P. Gungl, Guenther Hutzl
-
Patent number: 8937494Abstract: A method for detecting rising and falling transitions of internal signals of an array or integrated circuit. An apparatus used in the method comprises a delay line with a plurality of first to Nth delay elements, latches, and first to Nth groups of logic gates. Each of the first to Nth groups of the logical gates includes an AND gate and a NOR gate. The method determines rising and falling signals based on output signals of the logic gates in the apparatus; in odd numbered groups of the logic gates, the AND gate detects the rising transition and the NOR gate detects the falling transition; in even numbered groups of the logic gates, the AND gate detects the falling transition and the NOR gate detects the rising transition.Type: GrantFiled: December 10, 2013Date of Patent: January 20, 2015Assignee: International Business Machines CorporationInventors: Andreas Arp, Guenther Hutzl, Michael Koch, Matthias Ringe
-
Patent number: 8912824Abstract: A method and apparatus for detecting rising and falling transitions of internal signals of an array or integrated circuit. The apparatus comprises a delay line with a plurality of first to Nth delay elements, latches, and first to Nth groups of logic gates. Each of the first to Nth groups of the logical gates includes an AND gate and a NOR gate. The method and apparatus determines rising and falling signals based on output signals of the logic gates; in odd numbered groups of the logic gates, the AND gate detects the rising transition and the NOR gate detects the falling transition; in even numbered groups of the logic gates, the AND gate detects the falling transition and the NOR gate detects the rising transition.Type: GrantFiled: September 5, 2013Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Andreas Arp, Guenther Hutzl, Michael Koch, Matthias Ringe
-
Patent number: 8566771Abstract: A computer identifies a metal layer, in a design, which contains routing track segregated by blockages. The sections of segregated routing track are removed and new routing track are added along the periphery of the blockage. It is determined if contact can be created between the component and the new routing track with the addition of a vertical interconnect access (VIA) structure. If contact can be created, then the VIA structures are added to create contact. If no contact can be created then another new routing track is added with (VIA) structures such that contact is created. Further routing track and VIA structures are added to higher metal layers to form a connection between a routing terminus located on a top metal layer and the new routing track and component.Type: GrantFiled: September 20, 2012Date of Patent: October 22, 2013Assignee: International Business Machines CorporationInventors: Andreas Arp, Florian Braun, Guenther Hutzl, Michael V. Koch, Matthias Ringe
-
Patent number: 8495286Abstract: The present invention relates to a method and respective system for operating a DRAM main memory. One buffer line is provided for multiple pages. When writing data to the buffer it is decided which to which buffer-line the data is written to based on its destination main memory address. A tuple consisting of lower memory address and data is stored. Data entered into the buffer-line will be sorted by page in case the line is flushed to the main memory. Sorting the buffer entries results in less page openings and closings, since the data is re-arranged by memory address and therefore in logical order. By using one line for multiple pages only a fraction of memory of a common set-associative cache is needed, thus decreasing the amount of overhead significantly.Type: GrantFiled: December 8, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Cagri Balkesen, Markus Buehler, Rainer Dorsch, Guenther Hutzl, Michael W. Kaufmann, Daniel Pfefferkorn, David Rohr, Stefanie Scherzinger, Thomas Schwarz
-
Patent number: 8380737Abstract: First and second sets of numbers are received in an input range, which is separated into sub ranges. A first sub range is processed by initializing bits of a memory to a first logical state and by changing the initial state of each of the bits corresponding to a received number of the first set that is within the first sub range. Each number received in the second set is compared to a bit in the memory to identify a set of received numbers that are in the first sub range and that are in both the first set and the second set. The comparing is responsive to detecting a change of initial state of any bit in the memory during the processing of the first sub range. The processing and comparing is repeated for remaining sub ranges to identify received numbers that are in both the sets.Type: GrantFiled: September 15, 2011Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: Cagri Balkesen, Markus T. Buehler, Rainer Dorsch, Guenther Hutzl, Michael W. Kaufmann, Daniel Pfefferkorn, David Rohr, Stefanie C. Scherzinger, Thomas Schwarz
-
Publication number: 20120158774Abstract: The present invention relates to a computer program product, method and system for computing set intersection of a first and a second unordered set of discrete members that stem from a known input range of consecutive discrete numbers. The method breaks the numbers into subranges and for each subrange, utilizes a bit vector in a first random access memory, directly addressing bits representing values in a subrange in the first set to values in the second set in the subrange and writing each number of the second set that is also set member of the first set in the sub range directly to an output. This may be utilized by various applications including database applications. The algorithm may be offloaded to one or more processing subsystems.Type: ApplicationFiled: September 15, 2011Publication date: June 21, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: CAGRI BALKESEN, MARKUS T. BUEHLER, RAINER DORSCH, GUENTHER HUTZL, MICHAEL W. KAUFMANN, DANIEL PFEFFERKORN, DAVID ROHR, STEFANIE C. SCHERZINGER, THOMAS SCHWARZ
-
Publication number: 20110302367Abstract: The present invention relates to a method and respective system for operating a DRAM main memory. One buffer line is provided for multiple pages. When writing data to the buffer it is decided which to which buffer-line the data is written to based on its destination main memory address. A tuple consisting of lower memory address and data is stored. Data entered into the buffer-line will be sorted by page in case the line is flushed to the main memory. Sorting the buffer entries results in less page openings and closings, since the data is re-arranged by memory address and therefore in logical order. By using one line for multiple pages only a fraction of memory of a common set-associative cache is needed, thus decreasing the amount of overhead significantly.Type: ApplicationFiled: December 8, 2010Publication date: December 8, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Cagri Balkesen, Markus Buehler, Rainer Dorsch, Guenther Hutzl, Michael W. Kaufmann, Daniel Pfefferkorn, David Rohr, Stefanie Scherzinger, Thomas Schwarz
-
Patent number: 7886245Abstract: A design structure for designing an electronic circuit, especially a clock tree and a sub-clock tree, within a set of sinks with given target arrival time windows, preferably on an integrated circuit designed by an IC design house or other circuit design provider. The clock tree and the sub-clock tree are preferably connected through one or multiple fixed circuits which must not be altered, cloned or removed. Several alternative implementations of the at least one logic structure are built and for each of the several alternative implementations data is stored. A set of configurations is built, each configuration comprising a combination of the one or several alternative implementations and each configuration satisfying the target arrival time windows at the complete set of sinks. A configuration is selected according to an evaluation of the data, preferably latency data, for constructing the configuration. No manual interaction is needed and a configuration with minimum latencies is provided.Type: GrantFiled: February 18, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Guenther Hutzl, Stephan Held, Juergen Koehl, Bernhard Korte, Jens Massberg, Matthias Ringe, Jens Vygen
-
Patent number: 7844931Abstract: A method and program for designing an electronic circuit, especially a clock tree and a sub-clock tree, within a set of sinks with given target arrival time windows, preferably on an integrated circuit. The clock tree and the sub-clock tree are preferably connected through one or multiple fixed circuits which must not be altered, cloned or removed. Several alternative implementations of the at least one logic structure are built and for each of the several alternative implementations data is stored. A set of configurations is built, each configuration comprising a combination of the one or several alternative implementations and each configuration satisfying the target arrival time windows at the complete set of sinks. A configuration is selected according to an evaluation of the data, preferably latency data, for constructing the configuration. No manual interaction is needed and a configuration with minimum latencies is provided.Type: GrantFiled: February 18, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Guenther Hutzl, Stephan Held, Juergen Koehl, Bernhard Korte, Jens Massberg, Matthias Ringe, Jens Vygen
-
Publication number: 20080216043Abstract: A design structure for designing an electronic circuit, especially a clock tree and a sub-clock tree, within a set of sinks with given target arrival time windows, preferably on an integrated circuit designed by an IC design house or other circuit design provider. The clock tree and the sub-clock tree are preferably connected through one or multiple fixed circuits which must not be altered, cloned or removed. Several alternative implementations of the at least one logic structure are built and for each of the several alternative implementations data is stored. A set of configurations is built, each configuration comprising a combination of the one or several alternative implementations and each configuration satisfying the target arrival time windows at the complete set of sinks. A configuration is selected according to an evaluation of the data, preferably latency data, for constructing the configuration. No manual interaction is needed and a configuration with minimum latencies is provided.Type: ApplicationFiled: February 18, 2008Publication date: September 4, 2008Inventors: Guenther Hutzl, Stephan Held, Juergen Koehl, Bernhard Korte, Jens Massberg, Matthias Ringe, Jens Vygen
-
Publication number: 20080216042Abstract: A method and program for designing an electronic circuit, especially a clock tree and a sub-clock tree, within a set of sinks with given target arrival time windows, preferably on an integrated circuit. The clock tree and the sub-clock tree are preferably connected through one or multiple fixed circuits which must not be altered, cloned or removed. Several alternative implementations of the at least one logic structure are built and for each of the several alternative implementations data is stored. A set of configurations is built, each configuration comprising a combination of the one or several alternative implementations and each configuration satisfying the target arrival time windows at the complete set of sinks. A configuration is selected according to an evaluation of the data, preferably latency data, for constructing the configuration. No manual interaction is needed and a configuration with minimum latencies is provided.Type: ApplicationFiled: February 18, 2008Publication date: September 4, 2008Inventors: Guenther Hutzl, Stephan Held, Juergen Koehl, Bernhard Korte, Jens Massberg, Matthias Ringe, Jens Vygen