Patents by Inventor Guillaume Pean
Guillaume Pean has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11809346Abstract: In an embodiment, a system comprises: a first bus; a second bus; a first peripheral coupled to the first bus and the second bus, the first peripheral configured to receive a command from the first bus and to generate data in response to the first command; and a second peripheral coupled to the first bus and the second bus, the second peripheral configured to initiate transfer of the generated data from the first peripheral to the second peripheral over the second bus such that access to the generated data through the first bus is prevented.Type: GrantFiled: August 25, 2020Date of Patent: November 7, 2023Assignee: Amtel CorporationInventors: Guillaume Pean, Vincent Debout, Marc Maunier
-
Publication number: 20200379931Abstract: In an embodiment, a system comprises: a first bus; a second bus; a first peripheral coupled to the first bus and the second bus, the first peripheral configured to receive a command from the first bus and to generate data in response to the first command; and a second peripheral coupled to the first bus and the second bus, the second peripheral configured to initiate transfer of the generated data from the first peripheral to the second peripheral over the second bus such that access to the generated data through the first bus is prevented.Type: ApplicationFiled: August 25, 2020Publication date: December 3, 2020Inventors: Guillaume Pean, Vincent Debout, Marc Maunier
-
Patent number: 10776294Abstract: In an embodiment, a system comprises: a first bus; a second bus; a first peripheral coupled to the first bus and the second bus, the first peripheral configured to receive a command from the first bus and to generate data in response to the first command; and a second peripheral coupled to the first bus and the second bus, the second peripheral configured to initiate transfer of the generated data from the first peripheral to the second peripheral over the second bus such that access to the generated data through the first bus is prevented.Type: GrantFiled: November 16, 2015Date of Patent: September 15, 2020Assignee: Atmel CorporationInventors: Guillaume Pean, Vincent Debout, Marc Maunier
-
Patent number: 10725950Abstract: A peripheral interface circuit and method is disclosed for dealing with round trip delay with serial memory. In some implementations, a finite state machine is configured to introduce a delay state prior to a read data state to absorb round trip delay associated with a memory read operation. A clock module is coupled to the finite state machine and configured to delay start of a pad return clock for the read operation until completion of the delay state. A first synchronous logic is coupled to receive the pad return clock and is configured to sample and hold data from a data bus during the read data state of the memory read operation based on the pad return clock. A second synchronous logic is coupled to receive a system clock and is configured to sample the held data based on the system clock.Type: GrantFiled: September 24, 2018Date of Patent: July 28, 2020Assignee: Atmel CorporationInventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Patent number: 10437516Abstract: A microcontroller includes a microprocessor, a serial flash memory interface, and input/output (I/O) terminals for coupling the serial flash memory interface to external serial flash memory. The microprocessor is operable to generate instruction frames that trigger respective commands to read data from specified addresses in the external serial flash memory. The serial flash memory interface receives and processes the instruction frames, obtains the data contained in the specified addresses in the external serial flash memory regardless of whether the specified addresses are sequential or non-sequential, and provides the data for use by the microprocessor.Type: GrantFiled: February 1, 2018Date of Patent: October 8, 2019Assignee: Atmel CorporationInventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Publication number: 20190026241Abstract: A peripheral interface circuit and method is disclosed for dealing with round trip delay with serial memory. In some implementations, a finite state machine is configured to introduce a delay state prior to a read data state to absorb round trip delay associated with a memory read operation. A clock module is coupled to the finite state machine and configured to delay start of a pad return clock for the read operation until completion of the delay state. A first synchronous logic is coupled to receive the pad return clock and is configured to sample and hold data from a data bus during the read data state of the memory read operation based on the pad return clock. A second synchronous logic is coupled to receive a system clock and is configured to sample the held data based on the system clock.Type: ApplicationFiled: September 24, 2018Publication date: January 24, 2019Inventors: Frédéric SCHUMACHER, Guillaume PEAN, Renaud TIENNOT
-
Patent number: 10083137Abstract: A peripheral interface circuit and method is disclosed for dealing with round trip delay with serial memory. In some implementations, a finite state machine is configured to introduce a delay state prior to a read data state to absorb round trip delay associated with a memory read operation. A clock module is coupled to the finite state machine and configured to delay start of a pad return clock for the read operation until completion of the delay state. A first synchronous logic is coupled to receive the pad return clock and is configured to sample and hold data from a data bus during the read data state of the memory read operation based on the pad return clock. A second synchronous logic is coupled to receive a system clock and is configured to sample the held data based on the system clock.Type: GrantFiled: April 2, 2015Date of Patent: September 25, 2018Assignee: Atmel CorporationInventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Publication number: 20180157443Abstract: A microcontroller includes a microprocessor, a serial flash memory interface, and input/output (I/O) terminals for coupling the serial flash memory interface to external serial flash memory. The microprocessor is operable to generate instruction frames that trigger respective commands to read data from specified addresses in the external serial flash memory. The serial flash memory interface receives and processes the instruction frames, obtains the data contained in the specified addresses in the external serial flash memory regardless of whether the specified addresses are sequential or non-sequential, and provides the data for use by the microprocessor.Type: ApplicationFiled: February 1, 2018Publication date: June 7, 2018Inventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Patent number: 9921778Abstract: A microcontroller includes a microprocessor, a serial flash memory interface, and input/output (I/O) terminals for coupling the serial flash memory interface to external serial flash memory. The microprocessor is operable to generate instruction frames that trigger respective commands to read data from specified addresses in the external serial flash memory. The serial flash memory interface receives and processes the instruction frames, obtains the data contained in the specified addresses in the external serial flash memory regardless of whether the specified addresses are sequential or non-sequential, and provides the data for use by the microprocessor.Type: GrantFiled: April 7, 2016Date of Patent: March 20, 2018Assignee: Atmel CorporationInventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Patent number: 9910812Abstract: Initiating data transactions on a system bus is disclosed. In some implementations, a controller receives first information from a first peripheral requesting a first data transaction. The first information is received over a first communication link between the controller and the first peripheral. The controller receives second information from a second peripheral requesting a second data transaction. The second information received over a second communication link between the controller and the second peripheral. The controller determines first and second ranks for the first and second data transactions, respectively, based on the first and second information, and initiates based on the first and second ranks, the first and second data transactions on a system bus.Type: GrantFiled: October 2, 2014Date of Patent: March 6, 2018Assignee: Atmel CorporationInventors: Guillaume Pean, Vincent Debout, Patrice Vilchez
-
Patent number: 9734102Abstract: A controller coupled to a peripheral identifies an access type used by the controller for data transfer. The controller performs operations including: sending information to a peripheral coupled to a controller, the information indicating an access type for which the controller is configured for data transfer; monitoring a communication link with the peripheral for a signal indicating that the peripheral is ready to perform a data transfer according to the access type; and performing, in response to a receipt of the signal through the communication link, the data transfer using data transfer handshake signals that are adapted according to the access type.Type: GrantFiled: November 4, 2014Date of Patent: August 15, 2017Assignee: Atmel CorporationInventors: Guillaume Pean, Renaud Tiennot, Vincent Debout
-
Patent number: 9710352Abstract: A microcontroller has integrated monitoring capabilities for network applications. The disclosed techniques can take advantage, for example, of an unused, duplicate network controller that is present in some microcontrollers by providing selection circuitry and configuration capabilities that allow the unused, duplicate network controller to be used for the purpose of monitoring frames that are transferred between network media and another network controller residing on the microcontroller. The monitored frames can then be used, for example, for debugging or other purposes, such as statistical analyzes or security enhancements.Type: GrantFiled: September 28, 2012Date of Patent: July 18, 2017Assignee: Atmel CorporationInventors: Guillaume Pean, Pierre Samat, Sebastien Younes
-
Publication number: 20170139851Abstract: In an embodiment, a system comprises: a first bus; a second bus; a first peripheral coupled to the first bus and the second bus, the first peripheral configured to receive a command from the first bus and to generate data in response to the first command; and a second peripheral coupled to the first bus and the second bus, the second peripheral configured to initiate transfer of the generated data from the first peripheral to the second peripheral over the second bus such that access to the generated data through the first bus is prevented.Type: ApplicationFiled: November 16, 2015Publication date: May 18, 2017Applicant: Atmel CorporationInventors: Guillaume PEAN, Vincent DEBOUT, Marc MAUNIER
-
Patent number: 9626310Abstract: A microcontroller system is disclosed that includes an access stealing monitor coupled to a bus that is configured to receive a first access request from the bus for a first peripheral, duplicate the first access request, transform the first access request to a second access request on a second peripheral, and transfer the second access request to the bus. In another embodiment, a first peripheral coupled to the bus is configured to receive a first access request from the bus for the first peripheral, duplicate the first access request and transform the first access request to a second access request. A second peripheral coupled to the bus and to the first peripheral is configured to receive the second access request and to respond to the second access request. Methods of access stealing in a microcontroller system are also disclosed.Type: GrantFiled: August 25, 2015Date of Patent: April 18, 2017Assignee: Atmel CorporationInventors: Guillaume Pean, Renaud Tiennot, Vincent Debout
-
Publication number: 20170060787Abstract: A microcontroller system is disclosed that includes an access stealing monitor coupled to a bus that is configured to receive a first access request from the bus for a first peripheral, duplicate the first access request, transform the first access request to a second access request on a second peripheral, and transfer the second access request to the bus. In another embodiment, a first peripheral coupled to the bus is configured to receive a first access request from the bus for the first peripheral, duplicate the first access request and transform the first access request to a second access request. A second peripheral coupled to the bus and to the first peripheral is configured to receive the second access request and to respond to the second access request. Methods of access stealing in a microcontroller system are also disclosed.Type: ApplicationFiled: August 25, 2015Publication date: March 2, 2017Inventors: Guillaume PEAN, Renaud TIENNOT, Vincent DEBOUT
-
Publication number: 20160292109Abstract: A peripheral interface circuit and method is disclosed for dealing with round trip delay with serial memory. In some implementations, a finite state machine is configured to introduce a delay state prior to a read data state to absorb round trip delay associated with a memory read operation. A clock module is coupled to the finite state machine and configured to delay start of a pad return clock for the read operation until completion of the delay state. A first synchronous logic is coupled to receive the pad return clock and is configured to sample and hold data from a data bus during the read data state of the memory read operation based on the pad return clock. A second synchronous logic is coupled to receive a system clock and is configured to sample the held data based on the system clock.Type: ApplicationFiled: April 2, 2015Publication date: October 6, 2016Inventors: Frédéric SCHUMACHER, Guillaume PEAN, Renaud TIENNOT
-
Publication number: 20160216917Abstract: A microcontroller includes a microprocessor, a serial flash memory interface, and input/output (I/O) terminals for coupling the serial flash memory interface to external serial flash memory. The microprocessor is operable to generate instruction frames that trigger respective commands to read data from specified addresses in the external serial flash memory. The serial flash memory interface receives and processes the instruction frames, obtains the data contained in the specified addresses in the external serial flash memory regardless of whether the specified addresses are sequential or non-sequential, and provides the data for use by the microprocessor.Type: ApplicationFiled: April 7, 2016Publication date: July 28, 2016Inventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Publication number: 20160124878Abstract: A controller coupled to a peripheral identifies an access type used by the controller for data transfer. The controller performs operations including: sending information to a peripheral coupled to a controller, the information indicating an access type for which the controller is configured for data transfer; monitoring a communication link with the peripheral for a signal indicating that the peripheral is ready to perform a data transfer according to the access type; and performing, in response to a receipt of the signal through the communication link, the data transfer using data transfer handshake signals that are adapted according to the access type.Type: ApplicationFiled: November 4, 2014Publication date: May 5, 2016Inventors: Guillaume Pean, Renaud Tiennot, Vincent Debout
-
Patent number: 9329782Abstract: A microcontroller includes a microprocessor, a serial flash memory interface, and input/output (I/O) terminals for coupling the serial flash memory interface to external serial flash memory. The microprocessor is operable to generate instruction frames that trigger respective commands to read data from specified addresses in the external serial flash memory. The serial flash memory interface receives and processes the instruction frames, obtains the data contained in the specified addresses in the external serial flash memory regardless of whether the specified addresses are sequential or non-sequential, and provides the data for use by the microprocessor.Type: GrantFiled: October 3, 2014Date of Patent: May 3, 2016Assignee: Atmel CorporationInventors: Frédéric Schumacher, Guillaume Pean, Renaud Tiennot
-
Patent number: 9317462Abstract: A system includes one or more master modules configured to execute instructions embedded in non-transitory machine-readable media and controllable by a processor. The system also includes one or more peripheral modules that are configured to execute instructions embedded in non-transitory machine-readable media and controllable by the processor. The system also includes a system bus with instructions embedded in a non-transitory machine-readable medium and configured to allow data transfer between the processor and the one or more peripheral modules. A data processing module of the one or more peripheral modules includes a master interface and a slave interface. Both master and slave interfaces are coupled to the system bus.Type: GrantFiled: March 16, 2015Date of Patent: April 19, 2016Assignee: Atmel CorporationInventors: Guillaume Pean, Franck Lunadier, Alain Vergnes