Abstract: An image sensor structure and a method of fabricating the structure are disclosed, in image sensor structure, at least one die is bonded to pixel substrate by bonding first bonding layer to second bonding layer, and the die includes signal processing circuit and/or storage device for photosensitive elements in pixel substrate. The die is bonded to the pixel substrate so that the signal processing circuit and/or storage device is/are coupled to photosensitive elements in pixel substrate. In this way, signal processing and/or storage functions of the image sensor can be provided without additional occupation of the area of the pixel substrate, allowing for more photosensitive elements to be arranged on the pixel substrate with the same area and thus resulting in a larger photosensitive area. Moreover, less wiring is needed on the 2D plane of the pixel substrate, helping in reducing interference with signals and delays and improving imaging quality.

Abstract: The present disclosure provides a chip packaging method and a chip packaging structure. The chip packaging method includes: providing an encapsulated grain and a packaging substrate, the encapsulated grain including a first hybrid bonding structure; wherein the packaging substrate includes a front side and a back side opposite to each other; a second hybrid bonding structure is formed on the front side of the packaging substrate and a connection pin is formed on the back side of the packing substrate; the second hybrid bonding structure and the connection pin are electrically connected through a third connecting metal column penetrating the packaging substrate; and bonding together the first hybrid bonding structure of the encapsulated grain and the second hybrid bonding structure of the packaging substrate by medium-to-medium and metal-to-metal aligned bonding such that the encapsulated grain is bonded to the packaging substrate.

Abstract: A first opening is formed in a first metal layer by etching away part of the first metal layer, and a second metal layer is filled in the first opening and is electrically connected to the remainder of the first metal layer. A TSV extends sequentially through a substrate and a partial thickness of a dielectric layer so that the second metal layer is exposed therein, and an interconnect layer in the TSV is electrically connected to the second metal layer. Therefore, the first metal layer can be picked up as long as projections of the second metal layer and the interconnect layer are encompassed within a projection of the first metal layer on the substrate, without any additional lateral area of the first metal layer being occupied by the TSV. The second metal layer that leads out the first metal layer can be formed by only one photolithography process.

Abstract: A backside illuminated (BSI) image sensor substrate and a method of manufacturing a BSI image sensor are disclosed. A first nitride layer (9) is formed on a metal material layer (70), and a first dry etching process is then performed on both the first nitride layer (9) and the metal material layer (70). In this way, during the etching of the metal material layer (70), the first nitride layer (9) is bombarded so that nitrogen atoms or nitrogen ions escape from the first nitride layer (9), during the formation of a metal grid layer (7), the escaping nitrogen atoms or nitrogen ions react with the metal on sidewalls of second openings (7a), forming a metal nitride layer which protects the metal grid at the sidewalls of the second openings (7a) from being damaged. As such, the resulting metal grid layer (7) has smooth sidewalls and good morphology.

Abstract: Disclosed in the present disclosure are a semiconductor device and manufacturing method thereof. The method comprises: bonding the front surface of a top wafer to the front surface of a first wafer, and enabling the front surface of the top wafer to face upwards and the front surface of the first wafer to face downwards; bonding the front surface of a second wafer to the back surface of the first wafer to form a bonding structure, and enabling the front surface of the second wafer to face downwards; flipping the bonding structure to enable the front surface of the first wafer and the front surface of the second wafer to face upwards, and forming a pad pin in a top chip substrate.

Abstract: The present invention provides a wafer bonding structure, a wafer bonding method and a chip bonding structure. A first wafer has non-metallic regions and metallic regions provided with a first metal layer. A portion of a first modification layer located above the non-metallic regions is recessed with respect to a portion of the first modification layer located above the metallic regions. A second modification layer covers the first modification layer. A chemical mechanical polishing process is performed on the second and first modification layers, which uses a polishing slurry exhibiting different polishing rates for the first and second modification layers, and as a result of which, the remaining second modification layer above the non-metallic regions is raised or recessed with respect to the remaining first modification layer above the metallic regions, resulting in the formation of first convex portions or first concave portions above the non-metallic regions.

Abstract: A wafer assembly with alignment marks, a method for forming the wafer assembly and a wafer alignment method are disclosed. The alignment marks are disposed in bonding layers and dielectric layers on first and second wafers. Light reflected by a first dot mark and a first block mark on the first wafer, which are disposed in different layers, are superimposed with each other, ensuring clarity of patterns of these alignment marks. The first dot mark is disposed in a first bonding layer in such a manner that a top surface of the first dot mark is flush with a top surface of the first bonding layer. The first dot mark located on the bonding surface ensures that the bonding surface is macroscopically flat and does not leave any gap after bonding. Moreover, the first dot mark located on the bonding surface also avoids overlay errors between different layers. The same is applied to the second wafer.

Abstract: A manufacturing method for a semiconductor device includes: obtaining a pre-processed semiconductor structure, wherein the pre-processed semiconductor structure comprises a metal layer (103) having a first exposed surface (1032), and the first exposed surface (1032) of the metal layer has a protrusion portion (1031); arranging a protective layer (104) on the first exposed surface (1032) of the metal layer, wherein the protective layer (104) at least covers part of the metal layer (103) that excludes the protrusion portion (1031); removing the protrusion portion (1031) to form on the metal layer (103) a second exposed surface (1033) of the metal layer (103); and forming a dielectric layer (105) on an area where the first exposed surface (1032) is located, wherein the dielectric layer (105) completely covers the area where the first exposed surface (1032) is located.

Abstract: The present invention provides a method of forming a metal grid, a backside illuminated (BSI) image sensor, and a method of forming the BSI image sensor. In the methods, an etch stop layer and a metal material layer are successively deposited in geometric conformity over a substrate already formed therein with a recess and a conductive pillar, followed by the formation of a bonding pad on the metal material layer in the recess. After that, a dielectric cap layer is deposited and etched together with the metal material layer and the etch stop layer to form the metal grid. According to the present invention, the deposited metal material layer has reduced surface roughness, which results in improved thickness uniformity of the resulting metal grid. The metal grid is overall easier to form, resulting in savings in cost and increased performance of the device being fabricated.

Abstract: A wafer structure, a method for manufacturing the wafer structure, and a chip structure are provided. In a case that two wafers are bonded together, an opening extending through a substrate of one of the wafers is formed at a back surface of the wafer, and a concave-convex structure is formed in the dielectric layer under the opening. At least one of concave portions of the concave-convex structure extends to expose the interconnection layer of the wafer structure. A pad is formed on the concave-convex structure by filling the concave-convex structure, and the pad has the same concave-convex arrangement as the concave-convex structure. In this way, the pad has a concave-convex surface, such that a contact surface area of the pad is effectively increased without increasing a floor space of the pad.

Abstract: A chip structure, a wafer structure and a method for manufacturing the same are provided in the present disclosure. A first chip and a second chip are bonded by bonding layers of a dielectric material. Top wiring layers are led out through bonding via holes from a back surface of a bonded chip. The bonding via holes are used for bonding and are surrounded by the bonding layers. A top wiring layer of a third chip is led out through bonding pads formed in a bonding layer. The bonding via holes are aligned with and bonded to the bonding pads to achieve bonding of the three chips. The top wiring layer of the third chip is led out from the back surface of the third chip through a lead-out pad.

Abstract: A multi-wafer bonding structure and bonding method are disclosed. The multi-wafer bonding structure includes a first unit and a second unit, a metal layer of each wafer in the first unit electrically connected to an interconnection layer of the first unit, a first bonding layer in the first unit electrically connected to the interconnection layer of the first unit, a second bonding layer in the second unit electrically connected to a metal layer of the second unit, and the first bonding layer being in contact with the second bonding layer to achieve an electrical connection, thereby achieving the electrical connection among the interconnection layer of the first unit, the first bonding layer, the second bonding layer and the metal layer of each wafer.

Abstract: A chip structure, a wafer structure and a method for manufacturing the same are provided in the present disclosure. A first chip and a second chip are bonded by bonding layers of a dielectric material. Top wiring layers are led out through bonding via holes from a back surface of a bonded chip. The bonding via holes are used for bonding and are surrounded by the bonding layers. A top wiring layer of a third chip is led out through bonding pads formed in a bonding layer. The bonding via holes are aligned with and bonded to the bonding pads to achieve bonding of the three chips. The top wiring layer of the third chip is led out from the back surface of the third chip through a lead-out pad.

Abstract: A wafer structure, a method for manufacturing the wafer structure, and a chip structure are provided. In a case that two wafers are bonded together, an opening extending through a substrate of one of the wafers is formed at a back surface of the wafer, and a concave-convex structure is formed in the dielectric layer under the opening. At least one of concave portions of the concave-convex structure extends to expose the interconnection layer of the wafer structure. A pad is formed on the concave-convex structure by filling the concave-convex structure, and the pad has the same concave-convex arrangement as the concave-convex structure. In this way, the pad has a concave-convex surface, such that a contact surface area of the pad is effectively increased without increasing a floor space of the pad.

Abstract: A multi-wafer bonding structure and bonding method are disclosed. The multi-wafer bonding structure includes a first unit and a second unit, a metal layer of each wafer in the first unit electrically connected to an interconnection layer of the first unit, a first bonding layer in the first unit electrically connected to the interconnection layer of the first unit, a second bonding layer in the second unit electrically connected to a metal layer of the second unit, and the first bonding layer being in contact with the second bonding layer to achieve an electrical connection, thereby achieving the electrical connection among the interconnection layer of the first unit, the first bonding layer, the second bonding layer and the metal layer of each wafer.

Abstract: A semiconductor device and a manufacturing method thereof are disclosed. Two etching processes are used to form openings above a first wafer metal layer and a second wafer metal layer respectively in different regions, a substrate on the upper first wafer is exposed at the two openings, the exposed portion is etched such that the sidewall of the substrate at the exposed portion is etched inward, and an interconnection layer is formed to be respectively electrically connected to the metal layers of the two wafers, thereby realizing the metal interconnection of the two wafers. The device adopts etching to recess the exposed substrate of the first wafer inward, to effectively prevent the isolation layer from being damaged during the subsequent dry etching process and ensure that the isolation layer has a function of isolating the interconnection layer in the subsequent process, thereby improving the yield and performance of the device.

Abstract: The present disclosure relates to a formation method of liquid crystal layers, a liquid crystal panel, and a liquid crystal dripping device. A first dripping is applied toward a central area of the plastic frame of a first substrate, and a second dripping is applied toward a rim area of the plastic frame of a second substrate, wherein a liquid crystal amount of a single droplet with respect to the first dripping and the second dripping are different. That is, the dripping process applied to one substrate may be adjusted in accordance with the diffused result of the liquid crystals on the other substrate, such that the uniformity of the diffused liquid crystals may be enhanced. In addition, the issues, such as sealing puncture, edge gap, and bubble, may be avoided so as to enhance the product quality.

Abstract: The present disclosure relates to a formation method of liquid crystal layers, a liquid crystal panel, and a liquid crystal dripping device. A first dripping is applied toward a central area of the plastic frame of a first substrate, and a second dripping is applied toward a rim area of the plastic frame of a second substrate, wherein a liquid crystal amount of a single droplet with respect to the first dripping and the second dripping are different. That is, the dripping process applied to one substrate may be adjusted in accordance with the diffused result of the liquid crystals on the other substrate, such that the uniformity of the diffused liquid crystals may be enhanced. In addition, the issues, such as sealing puncture, edge gap, and bubble, may be avoided so as to enhance the product quality.