Patents by Inventor Gurbir Singh
Gurbir Singh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20020147875Abstract: A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a target ready interface, a set of response interfaces for a set of response signals, and a data bus busy interface, and a bus clock interface for a bus clock signal. The bus agent of this embodiment also includes bus controller logic to track a plurality of transactions comprising a transaction N-1 and a transaction N, the bus controller being capable of asserting the target ready signal for transaction N if the bus agent is asserting the data busy signal for the transaction N-1 and deasserts the data busy signal.Type: ApplicationFiled: February 14, 2001Publication date: October 10, 2002Inventors: Gurbir Singh, Robert J. Greiner, Stephen S. Pawlowski, David L. Hill, Donald D. Parker
-
Patent number: 6405271Abstract: A data flow control mechanism for a bus supporting two- and three-agent transactions includes a control logic to place an indication of a request onto a computer system bus. The agent placing the indication on the bus then waits to place data corresponding to the request onto the bus until it has received an indication from another agent coupled to the bus that the other agent is ready to receive the data.Type: GrantFiled: September 6, 1996Date of Patent: June 11, 2002Assignee: Intel CorporationInventors: Peter D. MacWilliams, Nitin V. Sarangdhar, Stephen S. Pawlowski, Gurbir Singh
-
Publication number: 20020047130Abstract: A light source suitable for surface mounting onto a printed circuit board. The light source includes a planar substrate with a centrally positioned recess. A light emitting diode is mounted in the recess and the substrate is encapsulated by a transparent encapsulant material forming an ellipsoidal dome over the light emitting diode.Type: ApplicationFiled: June 25, 2001Publication date: April 25, 2002Inventors: Huck Khim Koay, Seong Choon Lim, Cheng Why Tan, Gurbir Singh A/L Balwant Singh, Chee Keong Chong, Sundar a/I Natarajan Yoganandan
-
Publication number: 20020038397Abstract: A bidirectional multidrop processor bus is connected to a plurality of bus agents. Bus throughput can be increased by operating the bus in a multi pumped signaling mode in which multiple information elements are driven onto a bus by a driving agent at a rate that is a multiple of the frequency of the bus clock. The driving agent also activates a strobe to identify sampling points for the information elements. Information elements for a request can be driven, for example, using a double pumped signaling mode in which two information elements are driven during one bus clock cycle. Data elements for a data line transfer can be driven, for example, using a quad pumped signaling mode in which four data elements are driven during one bus clock cycle. Multiple strobe signals can be temporarily activated in an offset or staggered arrangement to reduce the frequency of the strobe signals. Sampling symmetry can be improved by using only one type of edge (e.g.Type: ApplicationFiled: August 10, 2001Publication date: March 28, 2002Inventors: Gurbir Singh, Robert J. Greiner, Stephen S. Pawlowski, David L. Hill, Donald D. Parker
-
Publication number: 20020029307Abstract: A bidirectional multidrop processor bus is connected to a plurality of bus agents. Bus throughput can be increased by operating the bus in a multi pumped signaling mode in which multiple information elements are driven onto a bus by a driving agent at a rate that is a multiple of the frequency of the bus clock. The driving agent also activates a strobe to identify sampling points for the information elements. Information elements for a request can be driven, for example, using a double pumped signaling mode in which two information elements are driven during one bus clock cycle. Data elements for a data line transfer can be driven, for example, using a quad pumped signaling mode in which four data elements are driven during one bus clock cycle. Multiple strobe signals can be temporarily activated in an offset or staggered arrangement to reduce the frequency of the strobe signals. Sampling symmetry can be improved by using only one type of edge (e.g.Type: ApplicationFiled: August 10, 2001Publication date: March 7, 2002Inventors: Gurbir Singh, Robert J. Greiner, Stephen S. Pawlowski, David L. Hill, Donald D. Parker
-
Publication number: 20010037421Abstract: A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a control interface to drive a control signal at a clock frequency, an address bus interface to drive address elements at twice the clock frequency, and a data bus interface to drive data elements at four times the clock frequency. The address bus interface drives a substantially centered address strobe transition for each address element, and the data bus interface drives a substantially centered data strobe transition for each data element.Type: ApplicationFiled: February 14, 2001Publication date: November 1, 2001Applicant: INTEL CORPORATIONInventors: Gurbir Singh, Robert J. Greiner, Stephen S. Pawlowski, David L. Hill, Donald D. Parker
-
Publication number: 20010037424Abstract: A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a set of snoop status interfaces, an address strobe signal interface, and a bus clock interface for a bus clock signal. The bus agent of this embodiment also includes bus controller logic capable of sensing or asserting one or more of a set of snoop status signals for transaction N on the snoop status interfaces during a snoop phase to start in a bus cycle upon the later of three or more bus clock cycles of the bus clock signal after a beginning of a bus cycle of an the assertion of an address strobe signal for transaction N or two or more bus clock cycles of the bus clock signal after a beginning of a bus cycle in which a most recent snoop phase begins.Type: ApplicationFiled: February 14, 2001Publication date: November 1, 2001Inventors: Gurbir Singh, Robert J. Greiner, Stephen S. Pawlowski, David L. Hill, Donald D. Parker
-
Patent number: 6311281Abstract: A processor has an external pin that can be asserted to lock in new clock ratio information dynamically. A state machine of the processor defines a stop grant state that is utilized to halt the internal clocking signal of the processor. A storage location, such as a register, is utilized to load new clock frequency information into the clock generator circuit of the processor. De-asserting the external pin of the processor causes the processor to resume normal operations, but at the newly set clock frequency.Type: GrantFiled: March 2, 1999Date of Patent: October 30, 2001Inventors: Edwin J. Pole, II, John T. Orton, Cau L. Nguyen, Gurbir Singh, Xia Dai, Ravi Nagaraj
-
Patent number: 6242280Abstract: A method of interconnecting bond pads on a semiconductor die to leads of a package is disclosed. The method includes placing a connector over each bond pad and its corresponding lead. The connector is one of a plurality of ganged connectors. The method also includes electrically connecting the connector to the bond pad and the lead and singularizing the connector from the plurality of ganged connectors. Such a method of interconnection has the advantage of simultaneously interconnecting multiple bond pads to leads. In a preferred embodiment, light-emitting diodes (LEDs) are manufactured using the method. A PCB is etched to produced lead pairs of the LEDs. A semiconductor die is attached to a first lead of each lead pair. Ganged interconnects are aligned with and tagged onto the dies and the second leads of the lead pairs, thereby electrically connecting them. After tagging, the interconnects are singularized. An encapsulant is applied on each die and interconnect.Type: GrantFiled: June 30, 1999Date of Patent: June 5, 2001Assignee: Agilent Technologies, Inc.Inventors: Huck Khim Koay, Cheng Why Tan, Chee Keong Chong, Gurbir Singh, Sundar A L Natarajan Yoganandan, Seong Choon Lim
-
Patent number: 6202125Abstract: A computer system having a processor-cache protocol supporting multiple cache configurations is described. The computer system has a processor having a cache control circuit to control multiple cache memory circuits. The processor including its cache control circuit is coupled to a cache bus. A second level cache memory is also coupled to the cache bus. The cache control circuit controls the second level cache by issuing commands that are executed by the second level cache.Type: GrantFiled: May 6, 1997Date of Patent: March 13, 2001Assignee: Intel CorporationInventors: Dan Patterson, Bindi Prasad, Gurbir Singh, Peter MacWilliams, Steve Hunt, Phil G. Lee
-
Patent number: 6118306Abstract: A system includes a component (e.g., a processor) that includes a clock generator that generates an internal clock running at a frequency. A controller generates a clock frequency change indication and places the component into a low activity state (e.g., deep sleep, stop grant, or other state). The clock generator is reset by the clock frequency change indication to change the clock's frequency while the component is in the low activity state. Storage elements containing different values are selectable to set the clock frequency. The storage elements include fuse banks and input pins.Type: GrantFiled: April 30, 1999Date of Patent: September 12, 2000Assignee: Intel CorporationInventors: John T. Orton, Cau L. Nguyen, Gurbir Singh, Xia Dai, Raviprakash Nagaraj, Edwin J. Pole, II
-
Patent number: 6006299Abstract: In a computer system, an apparatus for handling lock conditions wherein a first instruction executed by a first processor processes data that is common to a second processor while the second processor is locked from simultaneously executing a second instruction that also processes this same data. A lock bit is set when the first processor begins execution of the first instruction. Thereupon, the second processor is prevented from executing its instruction until the first processor has completed its processing of the shared data. Hence, the second processor queues its request in a buffer. The lock bit is cleared after the first processor has completed execution of its instruction. The first processor then checks the buffer for any outstanding requests. In response to the second processor's queued request, the first processor transmits a signal to the second processor indicating that the data is now not locked.Type: GrantFiled: March 1, 1994Date of Patent: December 21, 1999Assignee: Intel CorporationInventors: Wen-Hann Wang, Konrad K. Lai, Gurbir Singh, Mandar S. Joshi, Nitin V. Sarangdhar, Matthew A. Fisch
-
Patent number: 5966722Abstract: A method and apparatus for controlling an integrated circuit (IC) die with another IC die. The present invention uses a processor to control the operation of a cache memory die. In this manner, the cache memory is directed by the processor as to the operations to be performed, such as writing to the cache memory. A dedicated bus is coupled between the two dice. This dedicated bus is used to send control and other signals between the two dice.Type: GrantFiled: July 10, 1997Date of Patent: October 12, 1999Assignee: Intel CorporationInventors: Gurbir Singh, Konrad K. Lai
-
Patent number: 5937171Abstract: A method and apparatus of performing bus transactions on the bus of the computer system. The present invention includes a method and apparatus for permitting out-of-order replies in a pipelined bus system. The out-of-order responses include the sending of tokens between both the requesting agents and the responding agents in the computer system without the use of dedicated token buses.Type: GrantFiled: June 26, 1996Date of Patent: August 10, 1999Assignee: Intel CorporationInventors: Nitin V. Sarangdhar, Konrad K. Lai, Gurbir Singh, Peter D. MacWilliams
-
Patent number: 5923857Abstract: A method and apparatus for ordering data transfers includes an identifier of a critical portion of data being received from a requesting agent along with a request for data. Writeback data corresponding to the requested data is then transferred to the bus as a plurality of portions and ordered to ensure that a first portion which includes the critical portion of the data is transferred to the bus first.Type: GrantFiled: September 6, 1996Date of Patent: July 13, 1999Assignee: Intel CorporationInventors: Stephen S. Pawlowski, Peter D. MacWilliams, Nitin V. Sarangdhar, Gurbir Singh
-
Patent number: 5911053Abstract: In a method and apparatus for changing data transfer widths in a computer system, a first agent on a bus provides a first indication to a second agent on the bus identifying one or more data transfer widths supported by the first agent. The second agent then provides a second indication to the first agent identifying one or more data transfer widths supported by the second agent. A data transfer width is then determined based on the first indication and the second indication. According to an embodiment of the present invention, a third agent involved in a transaction is also able to provide a third indication to the first and/or second agents identifying one or more data transfer widths supported by the third agent. The data transfer width(s) is then determined based on the first, second, and third indications.Type: GrantFiled: September 30, 1996Date of Patent: June 8, 1999Assignee: Intel CorporationInventors: Stephen S. Pawlowski, Peter D. MacWilliams, Gurbir Singh
-
Patent number: 5903908Abstract: A method and apparatus for controlling multiple cache memories with a single cache controller. The present invention uses a processor to control the operation of its on-chip level one (L1) cache memory and a level two (L2) cache memory. In this manner, the processor is able to send operations to be performed to the L2 cache memory, such as writing state and/or cache line status to the L2 cache memory. A dedicated bus is coupled between dice. This dedicated bus is used to send control and other signals between the processor and the L2 cache memory.Type: GrantFiled: October 15, 1996Date of Patent: May 11, 1999Assignee: Intel CorporationInventors: Gurbir Singh, Konrad K. Lai, Michael W. Rodehamel
-
Patent number: 5903738Abstract: A method and apparatus of performing bus transactions on the external bus of the computer system. The present invention includes a method and apparatus for permitting out-of-order replies in a pipelined bus system. The out-of-order responses include the sending of tokens between both the requesting agents and the responding agents in the computer system without the use of dedicated token buses.Type: GrantFiled: September 17, 1996Date of Patent: May 11, 1999Assignee: Intel CorporationInventors: Nitin V. Sarangdhar, Konrad K. Lai, Gurbir Singh
-
Patent number: 5809524Abstract: A method and apparatus for cache memory replacement line identification have a cache interface which provides a communication interface between a cache memory and a controller for the cache memory. The interface includes an address bus, a data bus, and a status bus. The address bus transfers requested addresses from the controller to the cache memory. The data bus transfers data associated with requested addresses from the controller to the cache memory, and also transfers replacement line addresses from the cache memory to the controller. The status bus transfers status information associated with the requested addresses from the cache memory to the controller which indicate whether the requested addresses are contained in the cache memory. In one embodiment, the data bus also transfers cache line data associated with a requested address from the cache memory to the controller when the requested address hits the cache memory.Type: GrantFiled: March 24, 1997Date of Patent: September 15, 1998Assignee: Intel CorporationInventors: Gurbir Singh, Wen-Hann Wang, Michael W. Rhodehamel, John M. Bauer, Nitin V. Sarangdhar
-
Patent number: 5796977Abstract: A computer system incorporating a pipelined bus that maintains data coherency, supports long latency transactions and provides processor order is described. The computer system includes bus agents having in-order-queues that track multiple outstanding transactions across a system bus and that perform snoops in response to transaction requests providing snoop results and modified data within one transaction. Additionally, the system supports long latency transactions by providing deferred identifiers during transaction requests that are used to restart deferred transactions.Type: GrantFiled: July 29, 1996Date of Patent: August 18, 1998Assignee: Intel CorporationInventors: Nitin V. Sarangdhar, Gurbir Singh, Konrad Lai, Stephen S. Pawlowski, Peter D. MacWilliams, Michael W. Rhodehamel