Patents by Inventor Gustav E. Sittmann
Gustav E. Sittmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150095602Abstract: Creating a computer program product or a computer system to execute a frame management instruction which identifies a first and second general register. The first general register contains a frame management field having a key field with access-protection bits and a block-size indication. If the block-size indication indicates a large block then an operand address of a large block of data is obtained from the second general register. The large block of data has a plurality of small blocks each of which is associated with a corresponding storage key having a plurality of storage key access-protection bits. If the block size indication indicates a large block, the storage key access-protection bits of each corresponding storage key of each small block within the large block is set with the access-protection bits of the key field.Type: ApplicationFiled: December 5, 2014Publication date: April 2, 2015Inventors: Dan F. Greiner, Charles W. Gainey, JR., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8819393Abstract: Host page management assist functions are employed to manage storage of a pageable mode virtual environment. These functions enable storage to be managed by a processor of the environment absent intervention of a host of the environment. The functions include a resolve host page function; a pin function; and unpin functions.Type: GrantFiled: March 21, 2012Date of Patent: August 26, 2014Assignee: International Business Machines CorporationInventors: Geoffrey O. Blandy, Janet R. Easton, Lisa C. Heller, William A. Holder, Damian L. Osisek, Gustav E. Sittmann, Richard P. Tarcza, Leslie W. Wyman
-
Publication number: 20130290671Abstract: What is disclosed is a frame management function defined for a machine architecture of a computer system. In one embodiment, a frame management instruction is obtained which identifies a first and second general register. The first general register contains a frame management field having a key field with access-protection bits and a block-size indication. If the block-size indication indicates a large block then an operand address of a large block of data is obtained from the second general register. The large block of data has a plurality of small blocks each of which is associated with a corresponding storage key having a plurality of storage key access-protection bits. If the block size indication indicates a large block, the storage key access-protection bits of each corresponding storage key of each small block within the large block is set with the access-protection bits of the key field.Type: ApplicationFiled: June 27, 2013Publication date: October 31, 2013Inventors: Dan F. Greiner, Charles W. Gainey, JR., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8516161Abstract: An computer program product, apparatus, and method for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes the host computer system obtaining a transport command word (TCW) for an I/O operation. The TCW specifies a location of one or more I/O commands and a flag set to indicate that the location is an indirect address. The host computer system extracts the location of the one or more I/O commands and the flag from the TCW, gathers the one or more I/O commands responsive to the location specified by the TCW and the flag, and then forwards the one or more I/O commands to the control unit for execution.Type: GrantFiled: January 16, 2012Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: John R. Flanagan, Daniel F. Casper, Matthew J. Kalos, Dale F. Riedy, Gustav E. Sittmann, Ugochukwu C. Njoku, Catherine C. Huang
-
Patent number: 8495253Abstract: An article of manufacture, apparatus, and a method for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit. The method includes the host computer system obtaining a transport command word (TCW) for an I/O operation having both input and output data. The TCW specifies a location of the output data and a location for storing the input data. The host computer system forwards the I/O operation to the control unit for execution. The host computer system gathers the output data responsive to the location of the output data specified by the TCW, and then forwards the output data to the control unit for use in the execution of the I/O operation. The host computer system receives the input data from the control unit and stores the input data at the location specified by the TCW.Type: GrantFiled: March 30, 2011Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: John R. Flanagan, Daniel F. Casper, Catherine C. Huang, Matthew J. Kalos, Ugochukwu C. Njoku, Dale F. Riedy, Gustav E. Sittmann
-
Patent number: 8417916Abstract: What is disclosed is a set key and clear frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained which identifies a first and second general register. Obtained from the first general register is a frame size field indicating whether a storage frame is one of a small block or a large block of data. Obtained from the second general register is an operand address of a storage frame upon which the instruction is to be performed. If the storage frame is a small block, the instruction is performed only on the small block. If the indicated storage frame is a large block of data, an operand address of an initial first block of data within the large block of data is obtained from the second general register. The frame management instruction is performed on all blocks starting from the initial first block.Type: GrantFiled: January 11, 2008Date of Patent: April 9, 2013Assignee: International Business Machines CorporationInventors: Dan F. Greiner, Charles W. Gainey, Jr., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8392619Abstract: Systems, methods and computer program products for providing indirect data addressing at an I/O subsystem of an I/O processing system. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving a control word for an I/O operation. The control word includes an indirect data address for data associated with the I/O operation. The indirect data address includes a starting location of a list of storage addresses that collectively specify the data, the list spans two or more non-contiguous storage locations. Data is gathered responsive to the list. The gathered data is transmitted to a control unit in the I/O processing system.Type: GrantFiled: February 10, 2011Date of Patent: March 5, 2013Assignee: International Business Machines CorporationInventors: Daniel F. Casper, Mark P. Bendyk, John R. Flanagan, Catherine C. Huang, Matthew J. Kalos, Ugochukwu C. Njoku, Dale F. Riedy, Gustav E. Sittmann, Harry M. Yudenfriend
-
Patent number: 8335906Abstract: What is disclosed is a frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained containing an opcode for a frame management instruction identifying a first and second general register. Clear frame information is obtained from the first general register having a frame size field indicating whether a storage frame is a small or large block of data. The second general register contains an operand address of a storage frame. If the storage frame is a small block, all bytes of the small block of data are set to zero. If the storage frame is a large block of data, an operand address of an initial first block of data within the large block is obtained from the second general register. All data of all blocks within the large block are cleared starting from the initial first block.Type: GrantFiled: January 11, 2008Date of Patent: December 18, 2012Assignee: International Business Machines CorporationInventors: Dan F. Greiner, Charles W. Gainey, Jr., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Publication number: 20120216198Abstract: Input/output (I/O) operation requests from pageable storage mode guests are interpreted without host intervention. In a pageable mode virtual environment, requests issued by pageable storage mode guests are processed by one or more processors of the environment absent intervention from one or more hosts of the environment. Processing of the requests includes manipulating, by at least one processor on behalf of the guests, buffer state information stored in host storage. The manipulating is performed via instructions initiated by the guests and processed by one or more of the processors.Type: ApplicationFiled: May 3, 2012Publication date: August 23, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Janet R. Easton, William A. Holder, Bernd Nerz, Damian L. Osisek, Gustav E. Sittmann, Cynthia Sittmann, Richard P. Tarcza, Leslie W. Wyman
-
Publication number: 20120191942Abstract: Host page management assist functions are employed to manage storage of a pageable mode virtual environment. These functions enable storage to be managed by a processor of the environment absent intervention of a host of the environment. The functions include a resolve host page function; a pin function; and unpin functions.Type: ApplicationFiled: March 21, 2012Publication date: July 26, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Geoffrey O. Blandy, Janet R. Easton, Lisa C. Heller, William A. Holder, Damian L. Osisek, Gustav E. Sittmann, Richard P. Tarcza, Leslie W. Wyman
-
Patent number: 8230199Abstract: What is disclosed is a set key and clear frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained which identifies a first and second general register. Obtained from the first general register is a frame size field indicating whether a storage frame is one of a small block or a large block of data. Obtained from the second general register is an operand address of a storage frame upon which the instruction is to be performed. If the storage frame is a small block, the instruction is performed only on the small block. If the indicated storage frame is a large block of data, an operand address of an initial first block of data within the large block of data is obtained from the second general register. The frame management instruction is performed on all blocks starting from the initial first block.Type: GrantFiled: January 11, 2008Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Dan F. Greiner, Charles W. Gainey, Jr., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8214622Abstract: Host page management assist functions are employed to manage storage of a pageable mode virtual environment. These functions enable storage to be managed by a processor of the environment absent intervention of a host of the environment. The functions include a resolve host page function; a pin function; and unpin functions.Type: GrantFiled: May 27, 2004Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Geoffrey O. Blandy, Janet R. Easton, Lisa C. Heller, William A. Holder, Damian L. Osisek, Gustav E. Sittmann, Richard P. Tarcza, Leslie W. Wyman
-
Patent number: 8214562Abstract: A computer program product, an apparatus, and a method for processing communications between a target and an initiator an input/output processing system are provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes: sending a message from the initiator to the target, the message requesting suspension of input/output operations between the initiator and the target for a period of time, the period of time being defined by the message; responsive to the message, suspending input/output operation messages for the period of time; performing a system change comprising at least one of: at least one update, a computer program installation, a recovery, and a change in operating parameters; and initiating new input/output operations after at least one of: expiration of the period of time and initiation of new input/output operations by the initiator.Type: GrantFiled: February 14, 2008Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Louis W. Ricci, Mark P. Bendyk, Scott M. Carlson, Daniel F. Casper, John R. Flanagan, Roger G. Hathorn, Catherine C. Huang, Matthew J. Kalos, Gustav E. Sittmann, Harry M. Yudenfriend, Matthew R. Craig, Bret W. Holley
-
Publication number: 20120166758Abstract: What is disclosed is a frame management function defined for a machine architecture of a computer system. In one embodiment, a frame management instruction is obtained which identifies a first and second general register. The first general register contains a frame management field having a key field with access-protection bits and a block-size indication. If the block-size indication indicates a large block then an operand address of a large block of data is obtained from the second general register. The large block of data has a plurality of small blocks each of which is associated with a corresponding storage key having a plurality of storage key access-protection bits. If the block size indication indicates a large block, the storage key access-protection bits of each corresponding storage key of each small block within the large block is set with the access-protection bits of the key field.Type: ApplicationFiled: March 6, 2012Publication date: June 28, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dan F. Greiner, Charles W Gainey, JR., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8196139Abstract: Input/output (I/O) operation requests from pageable storage mode guests are interpreted without host intervention. In a pageable mode virtual environment, requests issued by pageable storage mode guests are processed by one or more processors of the environment absent intervention from one or more hosts of the environment. Processing of the requests includes manipulating, by at least one processor on behalf of the guests, buffer state information stored in host storage. The manipulating is performed via instructions initiated by the guests and processed by one or more of the processors.Type: GrantFiled: March 28, 2011Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Janet R. Easton, William A. Holder, Bernd Nerz, Damian L. Osisek, Gustav E. Sittmann, Richard P. Tarcza, Leslie W. Wyman
-
Patent number: 8196149Abstract: A computer program product, an apparatus, and a method for processing communications between a control unit and a channel subsystem in an input/output processing system are provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method including: sending a message from the channel subsystem to the control unit in a first mode; receiving a response from the control unit and determining from the response whether the control unit supports a message protocol; and responsive to the message protocol being supported by the control unit, sending another message using the message protocol from the channel subsystem to the control unit to determine whether the control unit supports a second mode.Type: GrantFiled: February 14, 2008Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Louis W. Ricci, Mark P. Bendyk, Scott M. Carlson, Daniel F. Casper, John R. Flanagan, Roger G. Hathorn, Catherine C. Huang, Matthew J. Kalos, Gustav E. Sittmann, Harry M. Yudenfriend
-
Publication number: 20120117275Abstract: An computer program product, apparatus, and method for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes the host computer system obtaining a transport command word (TCW) for an I/O operation. The TCW specifies a location of one or more I/O commands and a flag set to indicate that the location is an indirect address. The host computer system extracts the location of the one or more I/O commands and the flag from the TCW, gathers the one or more I/O commands responsive to the location specified by the TCW and the flag, and then forwards the one or more I/O commands to the control unit for execution.Type: ApplicationFiled: January 16, 2012Publication date: May 10, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John R. Flanagan, Daniel F. Casper, Matthew J. Kalos, Dale F. Riedy, Gustav E. Sittmann, Ugochukwu C. Njoku, Catherine C. Huang
-
Patent number: 8166206Abstract: The state of an input/output (I/O) operation is determined in an I/O processing system. A command is received from an I/O operating system at a channel subsystem for initiating the I/O operation, a time period is for completion of the I/O operation, and the command for initiating the I/O operation is sent from the channel subsystem to the control unit. Responsive to the time period nearing elapsing without the I/O operation completing, a cancel instruction is received from the I/O operating system at the channel subsystem. Responsive to a determination by the I/O operating system to interrogate the control unit, an instruction to interrogate the control unit is received with the cancel instruction from the I/O operating system.Type: GrantFiled: February 14, 2008Date of Patent: April 24, 2012Assignee: International Business Machines CorporationInventors: Harry M. Yudenfriend, Daniel F. Casper, John R. Flanagan, Matthew J. Kalos, Dale F. Riedy, Louis W. Ricci, Roger G. Hathorn, Gustav E. Sittmann, Ugochukwu C. Njoku, Catherine C. Huang, Scott M. Carlson
-
Patent number: 8151083Abstract: What is disclosed is a frame management function defined for a machine architecture of a computer system. In one embodiment, a frame management instruction is obtained which identifies a first and second general register. The first general register contains a frame management field having a key field with access-protection bits and a block-size indication. If the block-size indication indicates a large block then an operand address of a large block of data is obtained from the second general register. The large block of data has a plurality of small blocks each of which is associated with a corresponding storage key having a plurality of storage key access-protection bits. If the block size indication indicates a large block, the storage key access-protection bits of each corresponding storage key of each small block within the large block is set with the access-protection bits of the key field.Type: GrantFiled: January 11, 2008Date of Patent: April 3, 2012Assignee: International Business Machines CorporationInventors: Dan F. Greiner, Charles W. Gainey, Jr., Lisa C. Heller, Damian L. Osisek, Timothy J. Slegel, Gustav E. Sittmann
-
Patent number: 8117347Abstract: An computer program product, apparatus, and method for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes the host computer system obtaining a transport command word (TCW) for an I/O operation. The TCW specifies a location of one or more I/O commands and a flag. The flag is set to indicate that the location is an indirect address. The host computer system extracts the location of the one or more I/O commands and the flag from the TCW. The host computer system gathers the one or more I/O commands responsive to the location specified by the TCW and the flag, and then forwards the one or more I/O commands to the control unit for execution.Type: GrantFiled: February 14, 2008Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: John R. Flanagan, Daniel F. Casper, Matthew J. Kalos, Dale F. Riedy, Gustav E. Sittmann, Ugochukwu C. Njoku, Catherine C. Huang