Patents by Inventor Gustavo P. Espinosa
Gustavo P. Espinosa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230385144Abstract: Methods, systems and apparatuses may provide for technology that includes a system on chip (SoC) having an integrated voltage regulator and a power management controller, and a first communication path coupled to the power management controller, wherein the first communication path is to carry power error information to the power management controller. The technology may also include a second communication path coupled to an error pin of the SoC, wherein the second communication path is to carry the power error information to the error pin, and wherein the power error information is associated with the integrated voltage regulator.Type: ApplicationFiled: April 19, 2023Publication date: November 30, 2023Applicant: Intel CorporationInventors: Prashant D. Chaudhari, Bradley T. Coffman, Gustavo P. Espinosa, Ivan Rodrigo Herrera Mejia
-
Patent number: 11669385Abstract: Methods, systems and apparatuses may provide for technology that includes a system on chip (SoC) having an integrated voltage regulator and a power management controller, and a first communication path coupled to the power management controller, wherein the first communication path is to carry power error information to the power management controller. The technology may also include a second communication path coupled to an error pin of the SoC, wherein the second communication path is to carry the power error information to the error pin, and wherein the power error information is associated with the integrated voltage regulator.Type: GrantFiled: August 30, 2019Date of Patent: June 6, 2023Assignee: Intel CorporationInventors: Prashant D. Chaudhari, Bradley T. Coffman, Gustavo P. Espinosa, Ivan Rodrigo Herrera Mejia
-
Patent number: 10749547Abstract: In embodiments, an apparatus may comprise random access memory (RAM); an error detecting and/or correcting code (EDCC) encoder to generate and add an error detecting and/or correcting code to a datum being written into the memory for storage; and an EDCC decoder to use the error detecting and/or correcting code added to the datum to correct one or more bits of error in the datum when the datum with the added error detecting and/or correcting code is read back from the RAM. Further, the apparatus may include an error detection and/or correction checker to inject one or more bits of error into the datum when the datum with the added error and/or correcting code is read back from the RAM, and check whether the EDCC decoder is able to correct the one or more bits of error injected into the datum.Type: GrantFiled: March 28, 2018Date of Patent: August 18, 2020Assignee: Intel CorporationInventors: Prashant D. Chaudhari, Michael N. Derr, Gustavo P. Espinosa, Daren J. Schmidt
-
Publication number: 20190391868Abstract: Methods, systems and apparatuses may provide for technology that includes a system on chip (SoC) having an integrated voltage regulator and a power management controller, and a first communication path coupled to the power management controller, wherein the first communication path is to carry power error information to the power management controller. The technology may also include a second communication path coupled to an error pin of the SoC, wherein the second communication path is to carry the power error information to the error pin, and wherein the power error information is associated with the integrated voltage regulator.Type: ApplicationFiled: August 30, 2019Publication date: December 26, 2019Inventors: Prashant D. Chaudhari, Bradley T. Coffman, Gustavo P. Espinosa, Ivan Rodrigo Herrera Mejia
-
Publication number: 20190052286Abstract: In embodiments, an apparatus may comprise random access memory (RAM); an error detecting and/or correcting code (EDCC) encoder to generate and add an error detecting and/or correcting code to a datum being written into the memory for storage; and an EDCC decoder to use the error detecting and/or correcting code added to the datum to correct one or more bits of error in the datum when the datum with the added error detecting and/or correcting code is read back from the RAM. Further, the apparatus may include an error detection and/or correction checker to inject one or more bits of error into the datum when the datum with the added error and/or correcting code is read back from the RAM, and check whether the EDCC decoder is able to correct the one or more bits of error injected into the datum.Type: ApplicationFiled: March 28, 2018Publication date: February 14, 2019Inventors: Prashant D. Chaudhari, Michael N. Derr, Gustavo P. Espinosa, Daren J. Schmidt
-
Patent number: 9348767Abstract: According to an embodiment of the invention, a method for operating a data processing machine is described in which data about a state of the machine is written to a location in storage. The location is one that is accessible to software that may be written for the machine. The state data as written is encoded. This state data may be recovered from the storage according to a decoding process. Other embodiments are also described and claimed.Type: GrantFiled: March 6, 2012Date of Patent: May 24, 2016Assignee: Intel CorporationInventors: Scott H. Robinson, Gustavo P. Espinosa, Steven M. Bennett
-
Patent number: 9087000Abstract: According to an embodiment of the invention, a method for operating a data processing machine is described in which data about a state of the machine is written to a location in storage. The location is one that is accessible to software that may be written for the machine. The state data as written is encoded. This state data may be recovered from the storage according to a decoding process. Other embodiments are also described and claimed.Type: GrantFiled: March 15, 2013Date of Patent: July 21, 2015Assignee: Intel CorporationInventors: Scott H. Robinson, Gustavo P. Espinosa, Steven M. Bennett
-
Publication number: 20130275772Abstract: According to an embodiment of the invention, a method for operating a data processing machine is described in which data about a state of the machine is written to a location in storage. The location is one that is accessible to software that may be written for the machine. The state data as written is encoded. This state data may be recovered from the storage according to a decoding process. Other embodiments are also described and claimed.Type: ApplicationFiled: March 15, 2013Publication date: October 17, 2013Inventors: Scott H. Robinson, Gustavo P. Espinosa, Steven M. Bennett
-
Publication number: 20130067184Abstract: According to an embodiment of the invention, a method for operating a data processing machine is described in which data about a state of the machine is written to a location in storage. The location is one that is accessible to software that may be written for the machine. The state data as written is encoded. This state data may be recovered from the storage according to a decoding process. Other embodiments are also described and claimed.Type: ApplicationFiled: March 6, 2012Publication date: March 14, 2013Inventors: Scott H. Robinson, Gustavo P. Espinosa, Steven M. Bennett
-
Patent number: 8156343Abstract: According to an embodiment of the invention, a method for operating a data processing machine is described in which data about a state of the machine is written to a location in storage. The location is one that is accessible to software that may be written for the machine. The state data as written is encoded. This state data may be recovered from the storage according to a decoding process. Other embodiments are also described and claimed.Type: GrantFiled: November 26, 2003Date of Patent: April 10, 2012Assignee: Intel CorporationInventors: Scott H. Robinson, Gustavo P. Espinosa, Steven M. Bennett
-
Patent number: 6772293Abstract: Mechanisms for improving the efficiency of bus-request scheduling are provided. In a read-write segregation mechanism the type of a selected entry in a buffer is determined. If the type of the selected entry matches the type of the last issued entry, or if there are no further entries in the buffer that match the last issued entry, the request is issued to the system bus. A temporal ordering mechanism associates a request sent to a buffer with an identifier, the identifier designating a time at which the request was originally generated. The request identifier is modified when a prior request is issued, and thereby reflects a history of prior issuances. A request is issued when the historical information recorded in the identifier indicates that the request is the earliest-issued pending request in the buffer. A third mechanism for increasing the efficiency of bus request scheduling in a buffer includes segregating lower priority cache eviction requests in a separate write-out section of the buffer.Type: GrantFiled: December 27, 2000Date of Patent: August 3, 2004Assignee: Intel CorporationInventors: Ramacharan Sundararaman, Gustavo P. Espinosa, JunSeong Kim, Ryan L. Carlson
-
Patent number: 6766449Abstract: A method and system provides for changing processor configuration during operation of the processor system. The method and system include a control logic circuit where the control logic circuit sets a control bit to change the size of a processor array that allows disabling (defeaturing) of at least a portion of the array and enabling of a different performance operating mode for the processor system.Type: GrantFiled: December 28, 2000Date of Patent: July 20, 2004Assignee: Intel CorporationInventors: Gustavo P. Espinosa, Meera Agrawal, Kjeld Svendsen, Bryan C. Tipton
-
Publication number: 20040088525Abstract: A method and apparatus for predicting the outcome of a branch instruction based on the branch history of preceding branch instructions. As a sequence of instructions passes through an instruction execution pipeline, a base branch instruction is chosen, a history index is generated for the base branch instruction and subsequent branch instructions, and a transform is created for the branch instruction to be predicted. The transform is then saved. When the sequence of instructions subsequently passes through the pipeline again, the transform is retrieved and used to operate on the history index of the base branch instruction to produce a history index for the branch to be predicted. The result is used as an index into a prediction array to access the prediction logic for the branch instruction being predicted. By using the predetermined transform, a branch status prediction can be made before the branch to be predicted reaches the normal prediction stage in the pipeline.Type: ApplicationFiled: October 20, 2003Publication date: May 6, 2004Inventors: Reynold V. D'Sa, Slade A. Morgan, Alan B. Kyker, Gad S. Sheaffer, Gustavo P. Espinosa
-
Patent number: 6715064Abstract: A method and apparatus for predicting the outcome of a branch instruction based on the branch history of preceding branch instruction. As a sequence of instructions passes through an instruction execution pipeline, a base branch instruction is chosen, a history index is generated for the base branch instruction and subsequent branch instructions, and a transform is created for the branch instruction to be predicted. When the sequence of instructions subsequently passes through the pipeline again, the transform is used to operate on the history index of the base branch instruction to produce a history index for the branch to be predicted. The result is used as an index into a prediction array to access the prediction logic for the branch instruction being predicted. By using the predetermined transform, a branch status prediction can be made before the branch to be predicted reaches the normal prediction stage in the pipeline.Type: GrantFiled: January 21, 2000Date of Patent: March 30, 2004Assignee: Intel CorporationInventors: Reynold V. D'Sa, Slade A. Morgan, Alan B. Kyker, Gad S. Sheaffer, Gustavo P. Espinosa
-
Publication number: 20020087856Abstract: A method and system provides for changing processor configuration during operation of the processor system. The method and system include a control logic circuit where the control logic circuit sets a control bit to change the size of a processor array that allows disabling (defeaturing) of at least a portion of the array and enabling of a different performance operating mode for the processor system.Type: ApplicationFiled: December 28, 2000Publication date: July 4, 2002Inventors: Gustavo P. Espinosa, Meera Agrawal, Kjeld Svendsen, Bryan C. Tipton
-
Publication number: 20020083277Abstract: Mechanisms for improving the efficiency of bus-request scheduling are provided. In a read-write segregation mechanism the type of a selected entry in a buffer is determined. If the type of the selected entry matches the type of the last issued entry, or if there are no further entries in the buffer that match the last issued entry, the request is issued to the system bus. A temporal ordering mechanism associates a request sent to a buffer with an identifier, the identifier designating a time at which the request was originally generated. The request identifier is modified when a prior request is issued, and thereby reflects a history of prior issuances. A request is issued when the historical information recorded in the identifier indicates that the request is the earliest-issued pending request in the buffer. A third mechanism for increasing the efficiency of bus request scheduling in a buffer includes segregating lower priority cache eviction requests in a separate write-out section of the buffer.Type: ApplicationFiled: December 27, 2000Publication date: June 27, 2002Inventors: Ramacharan Sundararaman, Gustavo P. Espinosa, JunSeong Kim, Ryan L. Carlson
-
Patent number: 6055630Abstract: An instruction pipeline in a microprocessor is provided. The instruction pipeline includes a plurality of pipeline units, each of the pipeline units processing a plurality of instructions including branch instructions. The instruction pipeline further includes a plurality of storage device which store a respective branch information data. Each of the storage devices are associated with at least one of pipeline units. Each respective branch information data is determined as a function of at least one of the branch instructions processed. Two of the pipeline units include branch prediction circuitry for predicting branch direction as a function of the stored branch information data.Type: GrantFiled: April 20, 1998Date of Patent: April 25, 2000Assignee: Intel CorporationInventors: Reynold V. D'Sa, Alan B. Kyker, Gad S. Sheaffer, Gustavo P. Espinosa, Stavros Kalafatis, Rebecca E. Hebda