Abstract: A semiconductor apparatus includes a memory cell array and a control circuit. The control circuit is configured to perform a program operation on target cells within the memory cell array, the program operation including a plurality of loops. The control circuit may be configured to apply a bit line voltage having a predetermined level to bit lines in loops in which a pass voltage having a first level is applied among the plurality of loops, and configured to apply the bit line voltage having a higher level than the predetermined level to the bit lines in loops in which the pass voltage having a second level higher than the first level is applied among the plurality of loops.

Abstract: A memory device includes strings and a peripheral circuit. The strings are connected between a bit line and a source line. The peripheral circuit is configured to perform an erase operation on a first string among the strings by applying an erase voltage to at least one of the bit line and the source line and configured to control a second string among the strings to be prohibited from being erased during the erase operation.

Abstract: Provided herein may be a memory device for performing a program operation including program loops and a method of operating the same. The method of operating a memory device may include performing a first program loop of increasing threshold voltages of first memory cells selected by a first drain select line among a plurality of memory cells coupled to a word line, performing a second program loop of increasing threshold voltages of second memory cells selected by a second drain select line among the plurality of memory cells, and alternately repeating the first program loop and the second program loop such that respective threshold voltages of the first memory cells and the second memory cells are increased to respective threshold voltages corresponding to respective target program states.

Abstract: A memory device includes: a plurality of memory cells; a peripheral circuit configured to perform a plurality of program loops each including a program voltage apply operation of applying a program voltage to selected memory cells, and a verify operation of verifying a program state of the selected memory cells; and a control logic configured to control the peripheral circuit to apply program voltages increasing in a step-wise manner by a first step voltage in program loops in a first state, and increasing by a second step voltage that is lower than the first step voltage in program loops in a second state that occur after the program loops in the first state. The first state and the second state of the program loops are determined based on when a verify operation on a program state having a highest threshold voltage is performed.

Abstract: A memory device comprising: a memory cell array comprising multiple memory cells, and a controller configured to repeatedly perform a program loop comprising a voltage application interval and a verification interval until a program operation for cells that have been connected to a word line that have been selected as a program target reach a threshold voltage level and configured to adjust an increase in a level of a program voltage that is applied to the selected word line in the voltage application interval of a second program loop following a first program loop, based on a result of a comparison between a threshold voltage level of each of cells that have been selected as a verification target, among the cells that have been connected to the selected word line, and a pre-target level in the verification interval of the first program loop, among the program loops that are repeated.

Abstract: A memory device, and a method of operating the same, includes a plurality of memory cells configured to be programmed to any one of a plurality of program states, a peripheral circuit configured to perform a plurality of program loops on the plurality of memory cells, and a program operation controller. The program operation controller is configured to control the peripheral circuit such that a verify operation for a second program state is performed from a second program loop after a verify operation for a first program state performed from a first program loop passes, wherein the first program loop is performed before the second program loop.

Abstract: Provided herein is a memory device for performing a program operation, a method of operating the memory device, and a storage device having the memory device. The method of operating a memory device includes receiving a first data bit among a plurality of data bits to be stored in each of a plurality of memory cells from a memory controller, performing a program voltage apply operation on the plurality of memory cells based on the first data bit, and receiving a second data bit among the plurality of data bits from the memory controller while performing the program voltage apply operation.

Abstract: The present technology may include a voltage generation circuit configured to generate a plurality of voltages in response to at least one voltage control signal, and control logic configured to generate the at least one voltage control signal in order to adjust at least one of an under drive time and an under drive offset during an under drive operation of a semiconductor apparatus according to a temperature information signal and a pre-stored temperature characteristic signal of the semiconductor apparatus.

Abstract: A semiconductor apparatus includes a memory cell array and a control circuit. The control circuit is configured to perform a program operation on target cells within the memory cell array, the program operation including a plurality of loops. The control circuit may be configured to apply a bit line voltage having a predetermined level to bit lines in loops in which a pass voltage having a first level is applied among the plurality of loops, and configured to apply the bit line voltage having a higher level than the predetermined level to the bit lines in loops in which the pass voltage having a second level higher than the first level is applied among the plurality of loops.

Abstract: A memory device may include a first sub-block and a second sub-block each including a plurality of select transistors and a plurality of memory cells, a peripheral circuit performing a read operation on data stored in the first sub-block, and a control logic controlling the peripheral circuit to turn on the plurality of select transistors included in each of the first and second sub-blocks and apply a read voltage to a selected word line among a plurality of word lines.

Abstract: A memory device and method of operating the same. A memory device includes a memory block, a peripheral circuit, and a program operation controller. The memory block includes a first sub block connected to a first drain select line and a first source select line, and a second sub block connected to a second drain select line and a second source select line, and each of the first sub block and the second sub block is connected to a plurality of word lines and a common source line. The program operation controller controls the peripheral circuit to transfer a precharge voltage to the channel region through the common source line or a plurality of bit lines connected the memory block, and to apply a control voltage to the first and second source select lines at different time points or to apply the control voltage to the first and second drain select lines at different time points in the step of precharging the channel region.

Abstract: A memory device may include a first sub-block and a second sub-block each including a plurality of select transistors and a plurality of memory cells, a peripheral circuit performing a read operation on data stored in the first sub-block, and a control logic controlling the peripheral circuit to turn on the plurality of select transistors included in each of the first and second sub-blocks and apply a read voltage to a selected word line among a plurality of word lines.

Abstract: A memory device includes a memory block, a peripheral circuit, and a program operation controller. The memory block includes a first sub block connected to a first drain select line and a first source select line, and a second sub block connected to a second drain select line and a second source select line, and is connected to a plurality of word lines and a common source line. The program operation controller controls the peripheral circuit to transfer a precharge voltage to the channel region through the common source line or a plurality of bit lines connected the memory block, and to apply a control voltage to the first and second source select lines at different time points or to apply the control voltage to the first and second drain select lines at different time points in the step of precharging the channel region.

Abstract: The multi-rotor type unmanned aerial vehicle includes: a main body including the battery module and the control module; a plurality of frames connected to a side surface of the main body and extending therefrom; a first motor connected to a distal end of each of the frames; and a drive unit connected to the first motor, wherein the drive unit includes a rotary frame and a stationary frame each having a circular shape and connected to each other in the form of a gyroscope, a second motor supported at the center of the rotatable frame, and a propeller connected to the second motor, and a vector of thrust generated by rotation of the propeller is variable according to rotation of the first and second motors.