Patents by Inventor H. Zhang
H. Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12250828Abstract: A semiconductor structure includes a substrate having a doped silicon substrate, a buried oxide layer, and a silicon device layer. A capacitor having an inner electrode and a node dielectric layer is formed in the substrate. The inner electrode and the node dielectric layer extend into the doped silicon substrate. A select transistor is disposed in the silicon device layer. An embedded contact is disposed atop the capacitor to electrically couple a doped region of the select transistor with the inner electrode. A first dielectric layer is disposed around the select transistor. A second dielectric layer is deposited on the first dielectric layer. A contact plug is formed in the second dielectric layer and the first dielectric layer and is in direct contact with the embedded contact. A memory stack with a MTJ element is disposed on the contact plug.Type: GrantFiled: March 1, 2022Date of Patent: March 11, 2025Assignee: HEFECHIP CORPORATION LIMITEDInventors: John H Zhang, Brian Li Ji, Yanzun Li, Devendra K Sadana
-
Patent number: 12244032Abstract: Battery systems according to embodiments of the present technology may include a battery including a first electrode terminal and a second electrode terminal accessible along a first surface of the battery. The battery may define a recessed portion of the battery along the first surface of the battery between the first electrode terminal and the second electrode terminal. The battery systems may include a module electrically coupled with the battery. The module may include a circuit board. The module may include a first conductive tab extending from a second surface of the circuit board opposite the first surface of the circuit board. The first conductive tab may be electrically coupling the module with the first electrode terminal. The module may include a second conductive tab extending from the second surface of the circuit board. The second conductive tab may be electrically coupling the module with the second electrode terminal.Type: GrantFiled: September 21, 2021Date of Patent: March 4, 2025Assignee: Apple Inc.Inventors: Hirotsugu Oba, Brian K. Shiu, Michael P. Zhang, Xiao Liu, Christopher R. Pasma, Steven M. Labovitz, Katharine R. Chemelewski, Erik D. Gillow, Joshua Walter, Junhua Liu, Michael H. Tsai, Stephan P. Abdo
-
Publication number: 20250064957Abstract: The present disclosure relates to the biopharmaceutical field, in particular, Exatecan derivatives, linker-payloads, and conjugates and thereof antibody-drug conjugates, and the corresponding preparing process and use thereof.Type: ApplicationFiled: November 15, 2022Publication date: February 27, 2025Inventors: Gang QIN, Tony Yantao ZHANG, Guangming CHEN, Paul H. SONG, Mingyu HU, Boyu ZHONG
-
Patent number: 12211853Abstract: Single gate and dual gate FinFET devices suitable for use in an SRAM memory array have respective fins, source regions, and drain regions that are formed from portions of a single, contiguous layer on the semiconductor substrate, so that STI is unnecessary. Pairs of FinFETs can be configured as dependent-gate devices wherein adjacent channels are controlled by a common gate, or as independent-gate devices wherein one channel is controlled by two gates. Metal interconnects coupling a plurality of the FinFET devices are made of a same material as the gate electrodes. Such structural and material commonalities help to reduce costs of manufacturing high-density memory arrays.Type: GrantFiled: May 31, 2023Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 12107144Abstract: Incorporation of metallic quantum dots (e.g., silver bromide (AgBr) films) into the source and drain regions of a MOSFET can assist in controlling the transistor performance by tuning the threshold voltage. If the silver bromide film is rich in bromine atoms, anion quantum dots are deposited, and the AgBr energy gap is altered so as to increase Vt. If the silver bromide film is rich in silver atoms, cation quantum dots are deposited, and the AgBr energy gap is altered so as to decrease Vt. Atomic layer deposition (ALD) of neutral quantum dots of different sizes also varies Vt. Use of a mass spectrometer during film deposition can assist in varying the composition of the quantum dot film. The metallic quantum dots can be incorporated into ion-doped source and drain regions. Alternatively, the metallic quantum dots can be incorporated into epitaxially doped source and drain regions.Type: GrantFiled: January 12, 2022Date of Patent: October 1, 2024Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Publication number: 20240209825Abstract: A hydrokinetic turbine system for harvesting energy from riverine and tidal sources, including a first floating dock, a marine hydrokinetic turbine mounted on the first floating dock, and a second floating dock. The system further includes a winch assembly mounted on the second floating dock and operationally connected to the first floating dock and a linkage assembly operationally connected to the first floating dock and to the second floating dock. The linkage assembly may be actuated to pull the first floating dock into contact with the second floating dock. The linkage assembly may be actuated to distance the first floating dock from the second floating dock, and the winch assembly may be energized to orient the first floating dock into a position wherein the marine hydrokinetic turbine is above the first floating dock and wherein the winch assembly may be energized to orient the first floating dock into a position wherein the marine hydrokinetic turbine is below the first floating dock.Type: ApplicationFiled: February 22, 2024Publication date: June 27, 2024Inventors: Jun Chen, Haiyan H. Zhang, Charles Greg Jensen
-
Publication number: 20240215218Abstract: A semiconductor structure and a method of forming it are disclosed by the present application. Deep trench capacitors are formed in a substrate, and fin contacts formed by upper portions of inner electrodes in the deep trench capacitors are connected to fins on a surface of the substrate. At least one of word lines formed on the substrate pass over and are separated by a word line isolation layer from the inner electrodes. The word line isolation layer covers portions of the inner electrodes between a buried oxide layer and the fin contacts, while the fins are exposed therefrom.Type: ApplicationFiled: December 27, 2022Publication date: June 27, 2024Inventors: Liang LI, Chunyu WONG, John H. ZHANG, Yanzun LI, Huang LIU, Yuan Lung LIN, Haijiang YUAN, Chung-Chiang LIN
-
Publication number: 20240145480Abstract: Single gate and dual gate FinFET devices suitable for use in an SRAM memory array have respective fins, source regions, and drain regions that are formed from portions of a single, contiguous layer on the semiconductor substrate, so that STI is unnecessary. Pairs of FinFETs can be configured as dependent-gate devices wherein adjacent channels are controlled by a common gate, or as independent-gate devices wherein one channel is controlled by two gates. Metal interconnects coupling a plurality of the FinFET devices are made of a same material as the gate electrodes. Such structural and material commonalities help to reduce costs of manufacturing high-density memory arrays.Type: ApplicationFiled: May 31, 2023Publication date: May 2, 2024Applicant: STMICROELECTRONICS, INC.Inventor: John H. ZHANG
-
Patent number: 11948977Abstract: Transistors having partially recessed gates are constructed on silicon-on-insulator (SOI) semiconductor wafers provided with a buried oxide layer (BOX), for example, FD-SOI and UTBB devices. An epitaxially grown channel region relaxes constraints on the design of doped source and drain profiles. Formation of a partially recessed gate and raised epitaxial source and drain regions allow further improvements in transistor performance and reduction of short channel effects such as drain induced barrier lowering (DIBL) and control of a characteristic subthreshold slope. Gate recess can be varied to place the channel at different depths relative to the dopant profile, assisted by advanced process control. The partially recessed gate has an associated high-k gate dielectric that is initially formed in contact with three sides of the gate. Subsequent removal of the high-k sidewalls and substitution of a lower-k silicon nitride encapsulant lowers capacitance between the gate and the source and drain regions.Type: GrantFiled: June 28, 2022Date of Patent: April 2, 2024Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11927170Abstract: A hydrokinetic turbine system for harvesting energy from riverine and tidal sources, including a first floating dock, a marine hydrokinetic turbine mounted on the first floating dock, and a second floating dock. The system further includes a winch assembly mounted on the second floating dock and operationally connected to the first floating dock and a linkage assembly operationally connected to the first floating dock and to the second floating dock. The linkage assembly may be actuated to pull the first floating dock into contact with the second floating dock. The linkage assembly may be actuated to distance the first floating dock from the second floating dock, and the winch assembly may be energized to orient the first floating dock into a position wherein the marine hydrokinetic turbine is above the first floating dock and wherein the winch assembly may be energized to orient the first floating dock into a position wherein the marine hydrokinetic turbine is below the first floating dock.Type: GrantFiled: January 10, 2022Date of Patent: March 12, 2024Assignee: Purdue Research FoundationInventors: Jun Chen, Haiyan H. Zhang, Charles Greg Jensen
-
Publication number: 20240073120Abstract: In one example, a network device within a network domain determines routing information to exchange in a network. The network domain corresponds to an actual entity and includes a structure with a plurality of domains arranged in hierarchical levels corresponding to a hierarchy of entities of the actual entity. The routing information indicates at least one domain and hierarchical level of the structure. The network device exchanges the routing information in the network to control routing through the entities of the actual entity.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Inventor: Randy H. Zhang
-
Publication number: 20230290855Abstract: The invention discloses a transistor structure including a substrate, a semiconductor layer disposed on the substrate and a gate layer disposed on the semiconductor layer, wherein the gate layer includes at least one gate having a first height, a first side and a second side opposite to the first side, a first dielectric spacer is disposed at the first side of the at least one gate, a first air spacer having a second height is disposed inside the first dielectric spacer, and the second height is lower than the first height.Type: ApplicationFiled: March 11, 2022Publication date: September 14, 2023Inventors: John H Zhang, Chun Yu Wong, Sunil K Singh, Liang Li, Heng Yang
-
Publication number: 20230284458Abstract: A semiconductor structure includes a substrate having a doped silicon substrate, a buried oxide layer, and a silicon device layer. A trench capacitor having an inner electrode and a node dielectric layer is formed in a trench of the substrate. The inner electrode and the node dielectric layer extend into the doped silicon substrate. A select transistor is disposed in the silicon device layer. An embedded contact is disposed atop the trench capacitor to electrically couple a doped region of the select transistor with the inner electrode. A first dielectric layer is disposed around the select transistor. A second dielectric layer is deposited on the first dielectric layer. A contact plug is formed in the second dielectric layer and the first dielectric layer and is in direct contact with the embedded contact. A memory stack with a MTJ element is disposed on the contact plug.Type: ApplicationFiled: March 1, 2022Publication date: September 7, 2023Applicant: HeFeChip Corporation LimitedInventors: John H Zhang, Brian Li Ji, Yanzun Li, Devendra K Sadana
-
Patent number: 11705458Abstract: Single gate and dual gate FinFET devices suitable for use in an SRAM memory array have respective fins, source regions, and drain regions that are formed from portions of a single, contiguous layer on the semiconductor substrate, so that STI is unnecessary. Pairs of FinFETs can be configured as dependent-gate devices wherein adjacent channels are controlled by a common gate, or as independent-gate devices wherein one channel is controlled by two gates. Metal interconnects coupling a plurality of the FinFET devices are made of a same material as the gate electrodes. Such structural and material commonalities help to reduce costs of manufacturing high-density memory arrays.Type: GrantFiled: January 26, 2021Date of Patent: July 18, 2023Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11695053Abstract: Energy bands of a thin film containing molecular clusters are tuned by controlling the size and the charge of the clusters during thin film deposition. Using atomic layer deposition, an ionic cluster film is formed in the gate region of a nanometer-scale transistor to adjust the threshold voltage, and a neutral cluster film is formed in the source and drain regions to adjust contact resistance. A work function semiconductor material such as a silver bromide or a lanthanum oxide is deposited so as to include clusters of different sizes such as dimers, trimers, and tetramers, formed from isolated monomers. A type of Atomic Layer Deposition system is used to deposit on semiconductor wafers molecular clusters to form thin film junctions having selected energy gaps. A beam of ions contains different ionic clusters which are then selected for deposition by passing the beam through a filter in which different apertures select clusters based on size and orientation.Type: GrantFiled: September 20, 2022Date of Patent: July 4, 2023Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11664458Abstract: A vacuum channel transistor having a vertical gate-all-around (GAA) architecture provides high performance for high-frequency applications, and features a small footprint compared with existing planar devices. The GAA vacuum channel transistor features stacked, tapered source and drain regions that are formed by notching a doped silicon pillar using a lateral oxidation process. A temporary support structure is provided for the pillar during formation of the vacuum channel. Performance of the GAA vacuum channel transistor can be tuned by replacing air in the channel with other gases such as helium, neon, or argon. A threshold voltage of the GAA vacuum channel transistor can be adjusted by altering dopant concentrations of the silicon pillar from which the source and drain regions are formed.Type: GrantFiled: May 17, 2021Date of Patent: May 30, 2023Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11664415Abstract: An interconnect structure for use in coupling transistors in an integrated circuit is disclosed, including various configurations in which ferroelectric capacitors exhibiting negative capacitance are coupled in series with dielectric capacitors. In one embodiment, the negative capacitor includes a dielectric/ferroelectric bi-layer. When a negative capacitor is electrically coupled in series with a conventional dielectric capacitor, the series combination behaves like a stable ferroelectric capacitor for which the overall capacitance can be measured experimentally, and tuned to a desired value. The composite capacitance of a dielectric capacitor and a ferroelectric capacitor having negative capacitance coupled in series is, in theory, infinite, and in practice, very large. A series combination of positive and negative capacitors within a microelectronic interconnect structure can be used to make high capacity DRAM memory cells.Type: GrantFiled: July 12, 2021Date of Patent: May 30, 2023Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11622707Abstract: It is recognized that, because of its unique properties, graphene can serve as an interface with biological cells that communicate by an electrical impulse, or action potential. Responding to a sensed signal can be accomplished by coupling a graphene sensor to a low power digital electronic switch that is activatable by the sensed low power electrical signals. It is further recognized that low power devices such as tunneling diodes and TFETs are suitable for use in such biological applications in conjunction with graphene sensors. While tunneling diodes can be used in diagnostic applications, TFETs, which are three-terminal devices, further permit controlling the voltage on one cell according to signals received by other cells. Thus, by the use of a biological sensor system that includes graphene nanowire sensors coupled to a TFET, charge can be redistributed among different biological cells, potentially with therapeutic effects.Type: GrantFiled: July 20, 2018Date of Patent: April 11, 2023Inventor: John H Zhang
-
Publication number: 20230018529Abstract: Energy bands of a thin film containing molecular clusters are tuned by controlling the size and the charge of the clusters during thin film deposition. Using atomic layer deposition, an ionic cluster film is formed in the gate region of a nanometer-scale transistor to adjust the threshold voltage, and a neutral cluster film is formed in the source and drain regions to adjust contact resistance. A work function semiconductor material such as a silver bromide or a lanthanum oxide is deposited so as to include clusters of different sizes such as dimers, trimers, and tetramers, formed from isolated monomers. A type of Atomic Layer Deposition system is used to deposit on semiconductor wafers molecular clusters to form thin film junctions having selected energy gaps. A beam of ions contains different ionic clusters which are then selected for deposition by passing the beam through a filter in which different apertures select clusters based on size and orientation.Type: ApplicationFiled: September 20, 2022Publication date: January 19, 2023Applicant: STMICROELECTRONICS, INC.Inventor: John H. ZHANG
-
Publication number: 20220406658Abstract: A semiconductor device includes a first trench on a mandrel line through a top mask layer and stopping at a middle mask layer; and a second trench on a non-mandrel line through the top mask layer and stopping at the middle mask layer. A spacer material is removed from a structure resulting from etching the first trench and the second trench. The device includes a first via structure, formed using a removable material, in the first trench; a second via structure, formed using a removable material, in the second trench; an air-gap formed in a third trench created at a location of the spacer; a fourth trench formed by etching, to remove the first via structure and a first portion of a bottom mask layer under the first via structure; and a self-aligned line-end via on the mandrel line formed by filling the fourth trench with a conductive metal.Type: ApplicationFiled: June 6, 2022Publication date: December 22, 2022Inventors: Lawrence A. Clevenger, Carl J. Radens, John H. Zhang