Patents by Inventor Hae Chang Yang
Hae Chang Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240127892Abstract: There are provided a memory device and an operating method of the memory device. The memory device includes: a memory block including a plurality of sub-blocks; a peripheral circuit for performing first program and erase operations in a first manner in a first sub-block, among the plurality of sub-blocks, and performing second program and erase operations in a second manner in a second sub-block, among the plurality of sub-blocks; and a control circuit configured to, when a cycling number of the second program and erase operations that are performed in the second sub-block is equal to or greater than a reference number, control the peripheral circuit to perform a compensation operation that compensates for a threshold voltage of memory cells included in the first sub-block.Type: ApplicationFiled: April 6, 2023Publication date: April 18, 2024Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Yun Cheol KIM, Hae Chang YANG
-
Publication number: 20240118813Abstract: A semiconductor memory device and a method of operating the semiconductor memory device are provided. The semiconductor memory device includes a memory block including a plurality of sub-blocks, a peripheral circuit configured to perform a program operation on the memory block, and control logic configured to control the peripheral circuit to perform the program operation on the memory block, wherein the program operation comprises programming to program normal data to a first sub-block, allocated to be a normal sub-block, among the plurality of sub-blocks, and programming parity data of the normal data to a second sub-block, allocated to be a backup block, among the plurality of sub-blocks.Type: ApplicationFiled: March 30, 2023Publication date: April 11, 2024Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG, Hun Wook LEE
-
Patent number: 11943930Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: GrantFiled: June 14, 2023Date of Patent: March 26, 2024Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang
-
Publication number: 20240094769Abstract: A display device includes a display panel including a first active area and a second active area slidable in a first direction, a plurality of segments spaced apart from one another in the first direction, extending in a second direction intersecting the first direction, and supporting a lower surface of the second active area, a panel housing having a guide rail engaged with a portion of each of the segments to guide a sliding motion of the display panel, and a first roller extending in the second direction, disposed in the panel housing, and surrounded by the lower surface of the second active area. The first roller includes a central portion having a first diameter, and a stepped portion protruding from the central portion in the second direction, forming a level difference with the central portion, and overlapping at least one of the segments to form a space.Type: ApplicationFiled: May 17, 2023Publication date: March 21, 2024Applicant: Samsung Display Co., LTD.Inventors: Tae Chang KIM, Hae Jin KIM, Tae Hoon YANG
-
Publication number: 20240074188Abstract: A semiconductor device may include a source line, a bit line, and a gate structure located between the source line and the bit line. The gate structure may include conductive layers and insulating layers that are alternately stacked. The semiconductor device may include a topological insulator that may extend from the bit line to the source line through the gate structure. The topological insulator may include a non-conductor region and semiconductor regions coupled to the non-conductor region and located at a sidewall of the topological insulator. The semiconductor device may also include a memory layer surrounding the topological insulator.Type: ApplicationFiled: February 10, 2023Publication date: February 29, 2024Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Publication number: 20240074175Abstract: A CMOS device, and a method of manufacturing the same, includes a semiconductor substrate and a trench formed in the semiconductor substrate. The CMOS device also includes an oxide semiconductor layer disposed in the trench, the oxide semiconductor layer including a source region, a drain region, and a channel region between the source region and the drain region. The CMOS device further includes a buffer layer between the oxide semiconductor layer and the semiconductor substrate, a gate insulating layer on the oxide semiconductor layer, a gate electrode disposed on the gate insulating layer over the channel region of the oxide semiconductor layer, and impurities distributed in each of the source region and the drain region of the oxide semiconductor layer.Type: ApplicationFiled: February 23, 2023Publication date: February 29, 2024Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Patent number: 11914885Abstract: The present disclosure provides a memory controller including a state detector detecting whether the memory device is in an idle state, a program controller, based on detection information that indicates a state of the memory device, selecting neighboring strings that are adjacent to a string that is coupled to a memory cell, among the memory cells, on which a program operation or a read operation was performed before the detecting, selecting monitoring memory cells that are coupled to at least one word line, the memory cells being a part of the neighboring strings, and controlling the memory device to perform a plurality of loops to program the monitoring memory cells, and a bad block selector selecting a memory block with the monitoring memory cells as a bad block based on a rate of increase in threshold voltage of a threshold voltage distribution of the monitoring memory cells.Type: GrantFiled: January 17, 2022Date of Patent: February 27, 2024Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang, Hun Wook Lee
-
Patent number: 11818892Abstract: A semiconductor device includes: a stack structure including gate patterns and insulating patterns; a channel layer penetrating the stack structure; a memory layer penetrating the stack structure, the memory layer surrounding the channel layer; and a select transistor connected to the channel layer. The select transistor includes: a carbon layer Schottky-joined with the channel layer; a select gate spaced apart from the carbon layer; and a gate insulating layer between the select gate and the carbon layer.Type: GrantFiled: June 17, 2022Date of Patent: November 14, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang
-
Publication number: 20230345725Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: ApplicationFiled: June 14, 2023Publication date: October 26, 2023Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Patent number: 11798624Abstract: There are provided a semiconductor memory and an operating method thereof. The semiconductor memory includes: a plurality of memory blocks each including a plurality of select transistors and a plurality of memory cells; a peripheral circuit for performing a general operation including a program operation, a read operation, and an erase operation on the plurality of memory blocks; and a control logic for controlling the peripheral circuit to operate in a heating mode in which the peripheral circuit applies heat to the plurality of memory blocks.Type: GrantFiled: October 26, 2021Date of Patent: October 24, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Kyung Min Kim, Hae Chang Yang
-
Patent number: 11749351Abstract: A memory controller that controls a memory device including a memory block includes an initial program controller configured to control the memory device to program at least one or more monitoring memory cells from among memory cells respectively connected to monitoring word lines from among a plurality of word lines connected to the memory block, a pre-read controller configured to generate a shifting information of a threshold voltage distribution of the monitoring memory cells based on a result of reading the monitoring memory cells before a read operation is performed on the memory block, and a pre-program controller configured to control the memory device to perform the read operation after applying a pre-program voltage having a voltage level determined according to the shifting information to the plurality of word lines.Type: GrantFiled: August 17, 2021Date of Patent: September 5, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang, Hun Wook Lee
-
Patent number: 11723206Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: GrantFiled: August 30, 2022Date of Patent: August 8, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang
-
Patent number: 11581050Abstract: The present technology relates to an electronic device. A memory device that controls a voltage applied to each line to prevent or mitigate a channel negative boosting phenomenon during a sensing operation includes a memory block connected to a plurality of lines, a peripheral circuit configured to perform a sensing operation on selected memory cells connected to a selected word line among the plurality of lines, and control logic configured to control voltages applied to drain select lines, source select lines, and word lines between the drain select lines and the source select lines among the plurality of lines, during the sensing operation and an equalizing operation performed after the sensing operation. The control logic controls a voltage applied to an unselected drain select line according to whether a cell string is shared with a selected drain select line among the drain select lines, during the sensing operation.Type: GrantFiled: June 24, 2021Date of Patent: February 14, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang, Hun Wook Lee
-
Publication number: 20230011946Abstract: The present disclosure provides a memory controller including a state detector detecting whether the memory device is in an idle state, a program controller selecting neighboring strings that are adjacent to a string that is coupled to a memory cell, among the memory cells, on which a program operation or a read operation is performed based on detection information that indicates a state of the memory device, selecting monitoring memory cells that are coupled to at least one word line, the memory cells being a part of the neighboring strings, and controlling the memory device to perform a plurality of loops to program the monitoring memory cells, and a bad block selector selecting a memory block with the monitoring memory cells as a bad block based on a rate of increase of a threshold voltage distribution of the monitoring memory cells.Type: ApplicationFiled: January 17, 2022Publication date: January 12, 2023Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG, Hun Wook LEE
-
Publication number: 20220415921Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: ApplicationFiled: August 30, 2022Publication date: December 29, 2022Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Publication number: 20220359013Abstract: There are provided a semiconductor memory and an operating method thereof. The semiconductor memory includes: a plurality of memory blocks each including a plurality of select transistors and a plurality of memory cells; a peripheral circuit for performing a general operation including a program operation, a read operation, and an erase operation on the plurality of memory blocks; and a control logic for controlling the peripheral circuit to operate in a heating mode in which the peripheral circuit applies heat to the plurality of memory blocks.Type: ApplicationFiled: October 26, 2021Publication date: November 10, 2022Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Kyung Min KIM, Hae Chang YANG
-
Patent number: 11482290Abstract: A controller including a test manager configured to output a program command for performing a program operation of a memory block and a suspend command for stopping the program operation, and a memory interface configured to transmit the program command to a memory device including the memory block, and transmit the suspend command to the memory device after a set time elapses. The test manager outputs a read command for reading memory cells included in the memory block, the memory interface calculates a count value by counting data output from the memory device in response to the read command, and the test manager generates status information on the memory block according to the count value.Type: GrantFiled: March 22, 2021Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang, Hun Wook Lee
-
Publication number: 20220328514Abstract: A semiconductor memory device includes a gate stack structure and a plurality of channel structures. The gate stack structure includes an insulating interlayer and a gate conductive layer that are alternately stacked. The plurality of channel holes is formed in the gate stack structure. The plurality of channel holes includes a fluorine-containing layer, a first blocking layer, and a charge-trapping layer. The fluorine-containing layer is formed on surfaces of the channel holes for forming the plurality of channel structures. The first blocking layer is formed on the fluorine-containing layer along the surfaces of the channel holes. The charge-trapping layer is formed on the first blocking layer along the surfaces of the channel holes.Type: ApplicationFiled: June 15, 2021Publication date: October 13, 2022Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Publication number: 20220320118Abstract: A semiconductor device includes: a stack structure including gate patterns and insulating patterns; a channel layer penetrating the stack structure; a memory layer penetrating the stack structure, the memory layer surrounding the channel layer; and a select transistor connected to the channel layer. The select transistor includes: a carbon layer Schottky-joined with the channel layer; a select gate spaced apart from the carbon layer; and a gate insulating layer between the select gate and the carbon layer.Type: ApplicationFiled: June 17, 2022Publication date: October 6, 2022Applicant: SK hynix Inc.Inventors: Dong Uk LEE, Hae Chang YANG
-
Patent number: 11462566Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: GrantFiled: February 11, 2021Date of Patent: October 4, 2022Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang