Patents by Inventor Haejun YU
Haejun YU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088150Abstract: An integrated circuit device includes a pair of fin-type active regions, which extend in a first horizontal direction on a substrate, and a fin isolation insulator between ones of the pair of fin-type active regions to extend in a second horizontal direction that intersects with the first horizontal direction. The fin isolation insulator includes a first nitrogen-rich barrier film having at least one protrusion at a position that is higher than respective top surfaces of each of the pair of fin-type active regions with respect to the substrate, and a second nitrogen-rich barrier film, which is spaced apart from the first nitrogen-rich barrier film and is in a space defined by the first nitrogen-rich barrier film.Type: ApplicationFiled: April 14, 2023Publication date: March 14, 2024Inventors: Yeondo Jung, Chul Kim, Kichul Kim, Gwirim Park, Haejun Yu, Chaeyeong Lee, Kyungin Choi
-
Patent number: 11888028Abstract: A semiconductor device includes an active pattern on a substrate, a pair of source/drain patterns on the active pattern, a channel pattern between the pair of source/drain patterns, the channel pattern including semiconductor patterns stacked to be spaced apart from each other, and a gate electrode crossing the channel pattern and extending in a first direction. One of the pair of source/drain patterns includes a first semiconductor layer and a second semiconductor layer thereon. The first semiconductor layer is in contact with a first semiconductor pattern, which is one of the stacked semiconductor patterns. The largest widths of the first semiconductor pattern, the first semiconductor layer, and the second semiconductor layer in the first direction are a first width, a second width, a third width, respectively, and the second width is larger than the first width and smaller than the third width.Type: GrantFiled: July 12, 2022Date of Patent: January 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinbum Kim, Dahye Kim, Seokhoon Kim, Jaemun Kim, Ilgyou Shin, Haejun Yu, Kyungin Choi, Kihyun Hwang, Sangmoon Lee, Seung Hun Lee, Keun Hwi Cho
-
Publication number: 20230275092Abstract: A semiconductor device includes: a first active pattern on a substrate and including a first active fin and a second active fin; a device isolation layer defining the first active pattern; a gate electrode crossing the first active pattern; a first source/drain pattern and a second source/drain pattern on the first active fin and the second active fin, respectively; an inner fin spacer between the first and second source/drain patterns; and a buffer layer between the first and second active fins, wherein the inner fin spacer includes: a first inner spacer portion contacting the first source/drain pattern; a second inner spacer portion contacting the second source/drain pattern; and an inner extended portion extending from the first and second inner spacer portions, wherein the inner extended portion is between the first and second active fins, wherein the buffer layer has a dielectric constant higher than that of the inner fin spacer.Type: ApplicationFiled: May 5, 2023Publication date: August 31, 2023Inventors: KYUNGIN CHOI, Jinbum Kim, Haejun Yu, Seung Hun Lee
-
Publication number: 20230223438Abstract: A semiconductor device includes an active pattern on a substrate, a source/drain pattern on the active pattern, a channel pattern connected to the source/drain pattern, the channel pattern including semiconductor patterns stacked and spaced apart from each other, a gate electrode extending across the channel pattern, and inner spacers between the gate electrode and the source/drain pattern. The semiconductor patterns include stacked first and second semiconductor patterns. The gate electrode includes first and second portions, which are sequentially stacked between the substrate and the first and second semiconductor patterns, respectively. The inner spacers include first and second air gaps, between the first and second portions of the gate electrode and the source/drain pattern. The largest width of the first air gap is larger than that of the second air gap.Type: ApplicationFiled: March 13, 2023Publication date: July 13, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Haejun YU, Kyungin Choi, Seung Hun Lee
-
Patent number: 11682673Abstract: A semiconductor device includes: a first active pattern on a substrate and including a first active fin and a second active fin; a device isolation layer defining the first active pattern; a gate electrode crossing the first active pattern; a first source/drain pattern and a second source/drain pattern on the first active fin and the second active fin, respectively; an inner fin spacer between the first and second source/drain patterns; and a buffer layer between the first and second active fins, wherein the inner fin spacer includes: a first inner spacer portion contacting the first source/drain pattern; a second inner spacer portion contacting the second source/drain pattern; and an inner extended portion extending from the first and second inner spacer portions, wherein the inner extended portion is between the first and second active fins, wherein the buffer layer has a dielectric constant higher than that of the inner fin spacer.Type: GrantFiled: April 15, 2021Date of Patent: June 20, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyungin Choi, Jinbum Kim, Haejun Yu, Seung Hun Lee
-
Patent number: 11605711Abstract: A semiconductor device includes an active pattern on a substrate, a source/drain pattern on the active pattern, a channel pattern connected to the source/drain pattern, the channel pattern including semiconductor patterns stacked and spaced apart from each other, a gate electrode extending across the channel pattern, and inner spacers between the gate electrode and the source/drain pattern. The semiconductor patterns include stacked first and second semiconductor patterns. The gate electrode includes first and second portions, which are sequentially stacked between the substrate and the first and second semiconductor patterns, respectively. The inner spacers include first and second air gaps, between the first and second portions of the gate electrode and the source/drain pattern. The largest width of the first air gap is larger than that of the second air gap.Type: GrantFiled: April 28, 2021Date of Patent: March 14, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Haejun Yu, Kyungin Choi, Seung Hun Lee
-
Publication number: 20230068364Abstract: A semiconductor device includes an active pattern provided on a substrate, a source/drain pattern provided on the active pattern, a channel pattern configured to be connected to the source/drain pattern, a gate electrode configured to be extended in a first direction and to cross the channel pattern, and a first spacer provided on a side surface of the gate electrode. The first spacer includes a fence portion provided on a side surface of the active pattern and below the source/drain pattern. The source/drain pattern includes a body portion and a neck portion between the body portion and the active pattern. The body portion includes a crystalline surface configured to be slantingly extended from the neck portion. The crystalline surface is configured to be spaced apart from an uppermost portion of the fence portion.Type: ApplicationFiled: April 12, 2022Publication date: March 2, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyungin Choi, Dongmyoung Kim, Haejun Yu, Ki-Hyung Ko, Jiho Yoo, Soonwook Jung
-
Publication number: 20230006052Abstract: A semiconductor device includes first and second channels, first and second gate structures, first and second source/drain layers, first and second fin spacers, and first and second etch stop patterns. The first channels are disposed vertically on a first region of a substrate. The second channels are disposed vertically on a second region of the substrate. The first gate structure is formed on the first region and covers the first channels. The second gate structure is formed on the second region and covers the second channels. The first and second source/drain layers contact the first and second channels, respectively. The first and second fin spacers contact sidewalls and upper surfaces of the first and second source/drain layers, respectively. The first and second etch stop patterns are formed on the first and second fin spacers, respectively, and do not contact the first and second source/drain layers, respectively.Type: ApplicationFiled: March 23, 2022Publication date: January 5, 2023Inventors: HAEJUN YU, Kyungin Choi, Sungmin Kim, Seunghun Lee, Jinbum Kim
-
Publication number: 20220344469Abstract: A semiconductor device includes an active pattern on a substrate, a pair of source/drain patterns on the active pattern, a channel pattern between the pair of source/drain patterns, the channel pattern including semiconductor patterns stacked to be spaced apart from each other, and a gate electrode crossing the channel pattern and extending in a first direction. One of the pair of source/drain patterns includes a first semiconductor layer and a second semiconductor layer thereon. The first semiconductor layer is in contact with a first semiconductor pattern, which is one of the stacked semiconductor patterns. The largest widths of the first semiconductor pattern, the first semiconductor layer, and the second semiconductor layer in the first direction are a first width, a second width, a third width, respectively, and the second width is larger than the first width and smaller than the third width.Type: ApplicationFiled: July 12, 2022Publication date: October 27, 2022Inventors: JINBUM KIM, DAHYE KIM, SEOKHOON KIM, JAEMUN KIM, ILGYOU SHIN, Haejun YU, KYUNGIN CHOI, KIHYUN HWANG, SANGMOON LEE, SEUNG HUN LEE, KEUN HWI CHO
-
Publication number: 20220293730Abstract: An integrated circuit device includes: a fin-type active region extending in a first horizontal direction on a substrate, a channel region on the fin-type active region, a gate line surrounding the channel region on the fin-type active region and extending in a second horizontal direction crossing the first horizontal direction, an insulating spacer covering a sidewall of the gate line, a source/drain region connected to the channel region on the fin-type active region and including a first portion facing the sidewall of the gate line with the insulating spacer therebetween, an air gap between the insulating spacer and the first portion of the source/drain region, and an insulating liner including a portion in contact with the source/drain region and a portion defining a size of the air gap.Type: ApplicationFiled: September 20, 2021Publication date: September 15, 2022Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinbum KIM, Gyeom KIM, Hyojin KIM, Haejun YU, Seunghun LEE, Kyungin CHOI
-
Patent number: 11417731Abstract: A semiconductor device includes an active pattern on a substrate, a pair of source/drain patterns on the active pattern, a channel pattern between the pair of source/drain patterns, the channel pattern including semiconductor patterns stacked to be spaced apart from each other, and a gate electrode crossing the channel pattern and extending in a first direction. One of the pair of source/drain patterns includes a first semiconductor layer and a second semiconductor layer thereon. The first semiconductor layer is in contact with a first semiconductor pattern, which is one of the stacked semiconductor patterns. The largest widths of the first semiconductor pattern, the first semiconductor layer, and the second semiconductor layer in the first direction are a first width, a second width, a third width, respectively, and the second width is larger than the first width and smaller than the third width.Type: GrantFiled: December 20, 2020Date of Patent: August 16, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinbum Kim, Dahye Kim, Seokhoon Kim, Jaemun Kim, Ilgyou Shin, Haejun Yu, Kyungin Choi, Kihyun Hwang, Sangmoon Lee, Seung Hun Lee, Keun Hwi Cho
-
Publication number: 20220246738Abstract: An integrated circuit device includes a plurality of gate structures each including a gate line extending on a fin-type active region and insulation spacers on sidewalls of the gate line; a source/drain contact between first and second gate structures, and having opposing sides that are asymmetric in the first horizontal direction; and an insulation liner on sidewalls of the source/drain contact. The source/drain contact includes a lower contact portion and an upper contact portion having a horizontal extension that extends on an upper corner of the first gate structure, the insulation liner includes a first local region between the upper corner and the horizontal extension and a second local region that is farther from the substrate than the first local region, and a thickness of the first local region is greater than that of the second local region.Type: ApplicationFiled: September 13, 2021Publication date: August 4, 2022Inventors: Dohee Kim, Gyeom Kim, Jinbum Kim, Haejun Yu, Kyungin Choi, Kihyun Hwang, Seunghun Lee
-
Publication number: 20220069078Abstract: A semiconductor device includes an active pattern on a substrate, a source/drain pattern on the active pattern, a channel pattern connected to the source/drain pattern, the channel pattern including semiconductor patterns stacked and spaced apart from each other, a gate electrode extending across the channel pattern, and inner spacers between the gate electrode and the source/drain pattern. The semiconductor patterns include stacked first and second semiconductor patterns. The gate electrode includes first and second portions, which are sequentially stacked between the substrate and the first and second semiconductor patterns, respectively. The inner spacers include first and second air gaps, between the first and second portions of the gate electrode and the source/drain pattern. The largest width of the first air gap is larger than that of the second air gap.Type: ApplicationFiled: April 28, 2021Publication date: March 3, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Haejun YU, Kyungin CHOI, Seung Hun LEE
-
Publication number: 20220059534Abstract: A semiconductor device includes: a first active pattern on a substrate and including a first active fin and a second active fin; a device isolation layer defining the first active pattern; a gate electrode crossing the first active pattern; a first source/drain pattern and a second source/drain pattern on the first active fin and the second active fin, respectively; an inner fin spacer between the first and second source/drain patterns; and a buffer layer between the first and second active fins, wherein the inner fin spacer includes: a first inner spacer portion contacting the first source/drain pattern; a second inner spacer portion contacting the second source/drain pattern; and an inner extended portion extending from the first and second inner spacer portions, wherein the inner extended portion is between the first and second active fins, wherein the buffer layer has a dielectric constant higher than that of the inner fin spacer.Type: ApplicationFiled: April 15, 2021Publication date: February 24, 2022Inventors: KYUNGIN CHOI, JINBUM KIM, Haejun YU, SEUNG HUN LEE
-
Publication number: 20210367036Abstract: A semiconductor device includes an active pattern on a substrate, a pair of source/drain patterns on the active pattern, a channel pattern between the pair of source/drain patterns, the channel pattern including semiconductor patterns stacked to be spaced apart from each other, and a gate electrode crossing the channel pattern and extending in a first direction. One of the pair of source/drain patterns includes a first semiconductor layer and a second semiconductor layer thereon. The first semiconductor layer is in contact with a first semiconductor pattern, which is one of the stacked semiconductor patterns. The largest widths of the first semiconductor pattern, the first semiconductor layer, and the second semiconductor layer in the first direction are a first width, a second width, a third width, respectively, and the second width is larger than the first width and smaller than the third width.Type: ApplicationFiled: December 20, 2020Publication date: November 25, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: JINBUM KIM, DAHYE KIM, SEOKHOON KIM, JAEMUN KIM, ILGYOU SHIN, Haejun YU, KYUNGIN CHOI, KIHYUN HWANG, SANGMOON LEE, SEUNG HUN LEE, KEUN HWI CHO