Patents by Inventor Haiming Yu
Haiming Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11946120Abstract: The present disclosure provides a method for controlling an amount of silicon added to ductile cast iron, a method for casting ductile cast iron, and a cast product, which relate to the technical fields of metallurgical and cast iron alloys. The method for controlling an amount of silicon added to ductile cast iron includes smelting ductile cast iron using scrap steel as a raw material. After the scrap steel is melted into molten iron, a copper alloy is added so that the molten iron has a copper equivalent of 0.8% to 1.0%, wherein the copper equivalent is controlled by formula (II). Then, ferrosilicon is added so that the content of silicon added to the molten iron satisfies formula (I).Type: GrantFiled: August 28, 2020Date of Patent: April 2, 2024Assignees: TIANRUN INDUSTRY TECHNOLOGY CO., LTD., SHANDONG UNIVERSITY OF TECHNOLOGYInventors: Jianchen Cong, Shibo Shao, Haiming Yu, Xuezhong Dai, Peixiang Ni, Meizhen Feng, Shijie Lv, Hongri Cong
-
Patent number: 11943080Abstract: Disclosed is a method for estimating dense multipath parameters by means of multipolarized broadband extended array responses, which includes: first transmitting multiple different transmitted signal sequences via a multipolarized antenna array, and processing received data in multiple snapshots according to the known transmitted signals, to obtain channel responses of multipolarized antenna components at all frequency points in a frequency band; extending the obtained channel response matrixes of multiple frequency points in multiple snapshots into a large two-dimensional channel response matrix; then, acquiring a delay parameter regarding multipath propagation by using a reference array element, and estimating two-dimensional departure and arrival angles by using a channel matrix subjected to frequency domain smoothing and dimensionality reduction; and afterwards, pairing the estimated departure and arrival angles, and estimating parameters such as the cross-polarization ratios, the initial phases, and theType: GrantFiled: March 17, 2021Date of Patent: March 26, 2024Assignee: Southeast UniversityInventors: Haiming Wang, Bensheng Yang, Peize Zhang, Chen Yu, Wei Hong
-
Publication number: 20240089803Abstract: Embodiments of the present disclosure relate to methods and apparatuses for a pre-emption check procedure for a sidelink transmission in 3 GPP (3rd Generation Partnership Project) 5G networks. According to an embodiment of the present disclosure, a method performed by a user equipment (UE) includes: receiving, from another UE, information associated with a pre-emption check procedure on another reserved resource of the abovementioned UE; and making an adjustment relating to a transmission on a reserved resource of the UE according to the information.Type: ApplicationFiled: February 5, 2021Publication date: March 14, 2024Applicant: Lenovo (Beijing) LimitedInventors: Zhennian Sun, Xiaodong Yu, Haipeng Lei, Xin Guo, Haiming Wang
-
Publication number: 20230297795Abstract: The present disclosure relates to the field of information identification. Disclosed are a method and terminal for identifying a barcode. The method comprises: obtaining an image of a barcode, and according to the calibration information of a preset calibration region, identifying the position of the calibration region in the image; identifying the position of an information code region in the image according to the position of the calibration region in the image, and a preset position relationship between the calibration region and the information code region in the image; and acquiring information on the position of the information code region in the image to obtain the information of the information code region.Type: ApplicationFiled: May 10, 2021Publication date: September 21, 2023Inventors: Haiming YU, Zhiqiang XI, Xiaonan CHEN
-
Publication number: 20220325390Abstract: The present disclosure provides a method for controlling an amount of silicon added to ductile cast iron, a method for casting ductile cast iron, and a cast product, which relate to the technical fields of metallurgical and cast iron alloys. The method for controlling an amount of silicon added to ductile cast iron includes smelting ductile cast iron using scrap steel as a raw material. After the scrap steel is melted into molten iron, a copper alloy is added so that the molten iron has a copper equivalent of 0.8% to 1.0%, wherein the copper equivalent is controlled by formula (II). Then, ferrosilicon is added so that the content of silicon added to the molten iron satisfies formula (I).Type: ApplicationFiled: August 28, 2020Publication date: October 13, 2022Applicants: TIANRUN INDUSTRY TECHNOLOGY CO., LTD., SHANDONG UNIVERSITY OF TECHNOLOGYInventors: Jianchen CONG, Shibo SHAO, Haiming YU, Xuezhong DAI, Peixiang NI, Meizhen FENG, Shijie LV, Hongri CONG
-
Patent number: 9501407Abstract: A first-in-first-out memory may have first and second memory banks. A write controller may write data into the first and second memory banks. In performing write operations, the write controller may determine whether to write the data into the first bank or the second bank by evaluating a first bank empty flag and a second bank empty flag. When transitioning between writing in the first bank and the second bank, the write controller may latch a write address value indicative of the last location at which valid data was written in a given bank. A read controller may read data from the first and second memory bank. The read controller may determine when to transition between reading in the first bank and reading in the second bank by comparing a current read address to the latched write address value.Type: GrantFiled: September 16, 2011Date of Patent: November 22, 2016Assignee: Altera CorporationInventors: Ray Ruey-Hsien Hu, Andy L. Lee, David Lewis, Tony Ngai, Haiming Yu, Hao-Yuan Howard Chou
-
Patent number: 9256266Abstract: Integrated circuits with memory elements are provided. Data may be loaded into the memory elements using write driver circuitry. The write driver circuitry may be provided with a fixed positive power supply voltage and an time-varying ground power supply voltage that is less than the positive power supply voltage. The time-varying ground power supply voltage may be generated using programmable power supply circuitry. The programmable power supply circuitry may include a pulse generation circuit and a configurable capacitive circuit. The pulse generation circuit may output a pulse signal to the capacitive circuit. In response to receiving the pulse signal, the capacitive circuit may push the time-varying ground power supply voltage to a negative value. The time-varying ground power supply voltage may be driven below zero volts for at least a portion of a write cycle to help improve write margins and increase memory yield.Type: GrantFiled: November 4, 2011Date of Patent: February 9, 2016Assignee: Altera CorporationInventors: Haiming Yu, Wei Zhang, Hao-Yuan Howard Chou, Ray Ruey-Hsien Hu
-
Patent number: 8867303Abstract: An integrated circuit with memory elements is provided. The memory elements may be single-port memory cells that are used to provide multiport memory functionality. The integrated circuit may include an arbitration circuit operable to receive memory access requests from at least first and second request generators. The arbitration circuit may be configured to operate in a synchronous mode and an asynchronous mode. The arbitration circuit operating in the synchronous mode may perform port selection based on a predetermined logic table. The arbitration circuit operating in the asynchronous mode may execute a memory request as soon as it is received by the arbitration circuit. Requests received while a current memory access is being performed may be put on hold until the current memory access has been completed.Type: GrantFiled: September 16, 2011Date of Patent: October 21, 2014Assignee: Altera CorporationInventors: Ray Ruey-Hsien Hu, Haiming Yu, Hao-Yuan Howard Chou
-
Patent number: 8483006Abstract: Integrated circuits with memory elements are provided. A memory element may include a storage circuit coupled to data lines through access transistors. The access transistors may have gates that are controlled by an address signal. The address signal may be asserted during read/write operations to turn on the access transistors so that read/write data can be passed through the access transistors. The voltage level to which the address signal is raised during read/write operations may be adjusted using programmable voltage biasing circuitry. A number of integrated circuits may be tested during device characterization procedures to determine the amount by which the address signal should be adjusted using the programmable voltage biasing circuit so that the memory elements in the integrated circuits satisfy design criteria.Type: GrantFiled: September 16, 2011Date of Patent: July 9, 2013Assignee: Altera CorporationInventors: Hao-Yuan Howard Chou, Wei Zhang, Haiming Yu
-
Publication number: 20130073763Abstract: An integrated circuit with memory elements is provided. The memory elements may be single-port memory cells that are used to provide multiport memory functionality. The integrated circuit may include an arbitration circuit operable to receive memory access requests from at least first and second request generators. The arbitration circuit may be configured to operate in a synchronous mode and an asynchronous mode. The arbitration circuit operating in the synchronous mode may perform port selection based on a predetermined logic table. The arbitration circuit operating in the asynchronous mode may execute a memory request as soon as it is received by the arbitration circuit. Requests received while a current memory access is being performed may be put on hold until the current memory access has been completed.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Inventors: Ray Ruey-Hsien Hu, Haiming Yu, Hao-Yuan Howard Chou
-
Patent number: 8238191Abstract: A method for a read-before-write functionality for a memory within a programmable logic device (PLD) is provided. The method begins when a read operation and a write operation are initiated through two different ports of a memory simultaneously to access the same address in the memory. In order to prevent the write operation from proceeding prior to the read operation, a read-before-write control logic is provided to the control block of the port that supports the write operation. Thus, the write operation is paused until the control block of the port that supports the write operation receives a signal from a read sense amplifier indicating that the read operation is complete. The read sense amplifier is capable of detecting the completion of a read operation by monitoring the voltage difference of the read bitline. When this voltage difference reaches a threshold value, the read sense amplifier triggers a write wordline signal.Type: GrantFiled: January 14, 2010Date of Patent: August 7, 2012Assignee: Altera CorporationInventor: Haiming Yu
-
Patent number: 7839713Abstract: A memory circuit, where data is read from and written to the memory cell in one clock cycle via a port without pre-charging the port between reading data from and writing data to the memory cell via the port in the one clock cycle, is described. In one aspect, an embodiment of the present invention provides a memory circuit with a write control switch that has a voltage drop of substantially zero volts. In another aspect, an embodiment of the present invention provides a memory circuit with a write driver that uses a complementary metal oxide semiconductor (“CMOS”) inverter whose P-channel MOS (“PMOS”) transistor size is approximately 0.5 times its N-channel MOS (“NMOS”) transistor size. In yet another aspect, an embodiment of the present invention provides a memory circuit with a latch-type read sense amplifier.Type: GrantFiled: August 31, 2007Date of Patent: November 23, 2010Assignee: Altera CorporationInventors: Haiming Yu, Catherine Chingi Chang
-
Publication number: 20100157691Abstract: A method for a read-before-write functionality for a memory within a programmable logic device (PLD) is provided. The method begins when a read operation and a write operation are initiated through two different ports of a memory simultaneously to access the same address in the memory. In order to prevent the write operation from proceeding prior to the read operation, a read-before-write control logic is provided to the control block of the port that supports the write operation. Thus, the write operation is paused until the control block of the port that supports the write operation receives a signal from a read sense amplifier indicating that the read operation is complete. The read sense amplifier is capable of detecting the completion of a read operation by monitoring the voltage difference of the read bitline. When this voltage difference reaches a threshold value, the read sense amplifier triggers a write wordline signal.Type: ApplicationFiled: January 14, 2010Publication date: June 24, 2010Inventor: Haiming Yu
-
Patent number: 7715271Abstract: A memory unit includes width decoding logic enabling data to be accessed in a memory array at different data widths. To improve memory access speed, the memory unit also includes dedicated read output paths for accessing data at the full data width of the memory array. The dedicated read output paths bypass the width decoding logic and provide data from the memory array directly to a data bus, thereby providing improved memory performance when width decoding is not needed. The memory unit can be incorporated in programmable devices and a programmable device configuration can select either the read bypass paths or the width decoding logic. Hardware applications that require width decoding and improved memory access speed can utilize additional programmable device resources outside the memory unit to register the full width data from the memory unit and convert it to a different data width.Type: GrantFiled: July 21, 2008Date of Patent: May 11, 2010Assignee: Altera CorporationInventors: Haiming Yu, Wei Yee Koay
-
Patent number: 7689941Abstract: Systems and methods are provided for computing write margins for dual-port memory. A design for a dual-port memory array cell is generated using a circuit design tool. A user modifies the design of the dual-port memory array cell to incorporate two voltage sources. The voltage sources are used to represent differential noise on the memory cell. A write margin calculation tool uses a circuit simulation tool to perform transient simulations of write-during-read operations on the modified dual-port memory array cell. During the transient simulations, the voltage level on the voltages sources is systematically varied. The write margin for the dual-port memory is determined by analyzing the results of the transient simulations for each of the voltage levels used for the voltage sources.Type: GrantFiled: May 11, 2007Date of Patent: March 30, 2010Assignee: Altera CorporationInventors: Teng Chow Ooi, Yanzhong Xu, Jeffrey T. Watt, Haiming Yu
-
Patent number: 7679971Abstract: A method for a read-before-write functionality for a memory within a programmable logic device (PLD) is provided. The method begins when a read operation and a write operation are initiated through two different ports of a memory simultaneously to access the same address in the memory. In order to prevent the write operation from proceeding prior to the read operation, a read-before-write control logic is provided to the control block of the port that supports the write operation. Thus, the write operation is paused until the control block of the port that supports the write operation receives a signal from a read sense amplifier indicating that the read operation is complete. The read sense amplifier is capable of detecting the completion of a read operation by monitoring the voltage difference of the read bitline. When this voltage difference reaches a threshold value, the read sense amplifier triggers a write wordline signal.Type: GrantFiled: January 22, 2009Date of Patent: March 16, 2010Assignee: Altera CorporationInventor: Haiming Yu
-
Patent number: 7639557Abstract: Integrated circuits such as programmable logic device integrated circuits are provided that have memory arrays that may be configured for true dual port operation or simple dual port operation. The memory arrays include memory cells arranged in rows and columns and associated row address lines and data lines. Sense amplifiers and write drivers are used for reading and writing data. Precharge drivers are used to precharge the data lines prior to read operations. Configurable multiplexer circuitry in the array has read paths through which data is provided to the sense amplifiers from the memory cells. The multiplexer circuitry has write paths through which data from the write drivers is written into the memory cells. The read paths and the write paths contain no more than a single pass gate each. Each precharge driver may be connected to a respective one of the data lines with no intervening pass gates.Type: GrantFiled: March 5, 2007Date of Patent: December 29, 2009Assignee: Altera CorporationInventors: Hao-Yuan Howard Chou, Haiming Yu
-
Patent number: 7499365Abstract: A method for a read-before-write functionality for a memory within a programmable logic device (PLD) is provided. The method begins when a read operation and a write operation are initiated through two different ports of a memory simultaneously to access the same address in the memory. In order to prevent the write operation from proceeding prior to the read operation, a read-before-write control logic is provided to the control block of the port that supports the write operation. Thus, the write operation is paused until the control block of the port that supports the write operation receives a signal from a read sense amplifier indicating that the read operation is complete. The read sense amplifier is capable of detecting the completion of a read operation by monitoring the voltage difference of the read bitline. When this voltage difference reaches a threshold value, the read sense amplifier triggers a write wordline signal.Type: GrantFiled: March 7, 2007Date of Patent: March 3, 2009Assignee: Altera CorporationInventor: Haiming Yu
-
Patent number: 7471588Abstract: Dual port memory array circuitry is provided that includes bit line voltage clamping circuitry. The clamping circuitry contains control transistors that are used to enable and disable the clamping circuitry. The clamping circuitry also contains voltage regulator transistors and feedback paths. When a write operation is performed on one port of the dual port memory array while a read operation is being performed on the other port of the dual port memory array, the bit line voltage clamping circuitry prevents the voltages on the read port bit lines from dropping too low. This allows the write operation to be performed rapidly, even if the memory cell being written to has been adversely affected by variations due to process, voltage, and temperature.Type: GrantFiled: August 18, 2006Date of Patent: December 30, 2008Assignee: Altera CorporationInventors: Haiming Yu, Tony K. Ngai, Kok Heng Choe
-
Patent number: RE41325Abstract: Dual port memory array circuitry is provided that includes bit line voltage clamping circuitry. The clamping circuitry contains control transistors that are used to enable and disable the clamping circuitry. The clamping circuitry also contains voltage regulator transistors and feedback paths. When a write operation is performed on one port of the dual port memory array while a read operation is being performed on the other port of the dual port memory array, the bit line voltage clamping circuitry prevents the voltages on the read port bit lines from dropping too low. This allows the write operation to be performed rapidly, even if the memory cell being written to has been adversely affected by variations due to process, voltage, and temperature.Type: GrantFiled: January 30, 2009Date of Patent: May 11, 2010Assignee: Altera CorporationInventors: Haiming Yu, Tony K. Ngai, Kok Heng Choe