Patents by Inventor Hak-Song KIM
Hak-Song KIM has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10795401Abstract: A semiconductor device includes a delay-locked clock generation circuit configured to generate a delay-locked clock which is driven by at least one internal clock selected from a plurality of internal clocks in response to a phase control signal. The semiconductor device also includes a latency command generation circuit configured to generate a latency command for generating transmission data from data by latching an internal command sequentially by the at least one internal clock in response to the phase control signal and shifting the sequentially latched internal command by a period set by a shifting control signal in response to the delay-locked clock.Type: GrantFiled: December 6, 2018Date of Patent: October 6, 2020Assignee: SK hynix Inc.Inventors: Sung Chun Jang, Kyung Whan Kim, Hak Song Kim
-
Patent number: 10613577Abstract: A semiconductor device includes a detection signal generation circuit generating a detection signal by detecting a phase difference of an input signal and an internal clock, and generating delayed input signals by delaying the input signal. The semiconductor device further includes an output enable signal generation circuit outputting an output enable signal by selecting one of the delayed input signals in response to the detection signal and latching the selected one of the delayed input signals in synchronization with the internal clock. The output enable signal may initiate a data transfer operation.Type: GrantFiled: June 30, 2017Date of Patent: April 7, 2020Assignee: SK hynix Inc.Inventors: Hak Song Kim, Dong Kyun Kim, Dong Uk Lee
-
Patent number: 10607673Abstract: A semiconductor device may be provided. The semiconductor device may include a period code generation circuit configured to generate a period code having a logic level combination corresponding to a first command or a second command. The semiconductor device may include a code synthesis circuit configured to add the period code to a previous synthesis code to generate a synthesis code. The semiconductor device may include a buffer control circuit configured to compare the synthesis code with a selection control code to generate a buffer inactivation signal for controlling input of a data strobe signal.Type: GrantFiled: February 25, 2019Date of Patent: March 31, 2020Assignee: SK hynix Inc.Inventors: Hak Song Kim, Min Su Park
-
Publication number: 20190384350Abstract: A semiconductor device includes a delay-locked clock generation circuit configured to generate a delay-locked clock which is driven by at least one internal clock selected from a plurality of internal clocks in response to a phase control signal. The semiconductor device also includes a latency command generation circuit configured to generate a latency command for generating transmission data from data by latching an internal command sequentially by the at least one internal clock in response to the phase control signal and shifting the sequentially latched internal command by a period set by a shifting control signal in response to the delay-locked clock.Type: ApplicationFiled: December 6, 2018Publication date: December 19, 2019Applicant: SK hynix Inc.Inventors: Sung Chun JANG, Kyung Whan KIM, Hak Song KIM
-
Publication number: 20190189170Abstract: A semiconductor device may be provided. The semiconductor device may include a period code generation circuit configured to generate a period code having a logic level combination corresponding to a first command or a second command. The semiconductor device may include a code synthesis circuit configured to add the period code to a previous synthesis code to generate a synthesis code. The semiconductor device may include a buffer control circuit configured to compare the synthesis code with a selection control code to generate a buffer inactivation signal for controlling input of a data strobe signal.Type: ApplicationFiled: February 25, 2019Publication date: June 20, 2019Applicant: SK hynix Inc.Inventors: Hak Song KIM, Min Su PARK
-
Patent number: 10282289Abstract: A package module may be provided. The package module may include a first chip and a second chip. The first chip may be configured to receive first pattern data to generate first transmission data in a first write mode. The second chip may be configured to receive the first transmission data to generate and output first sense data in a first read mode.Type: GrantFiled: January 5, 2018Date of Patent: May 7, 2019Assignee: SK hynix Inc.Inventors: Hak Song Kim, Min Su Park
-
Patent number: 10262709Abstract: A semiconductor device may be provided. The semiconductor device may include a period code generation circuit configured to generate a period code having a logic level combination corresponding to a first command or a second command. The semiconductor device may include a code synthesis circuit configured to add the period code to a previous synthesis code to generate a synthesis code. The semiconductor device may include a buffer control circuit configured to compare the synthesis code with a selection control code to generate a buffer inactivation signal for controlling input of a data strobe signal.Type: GrantFiled: August 25, 2017Date of Patent: April 16, 2019Assignee: SK hynix Inc.Inventors: Hak Song Kim, Min Su Park
-
Publication number: 20190073294Abstract: A package module may be provided. The package module may include a first chip and a second chip. The first chip may be configured to receive first pattern data to generate first transmission data in a first write mode. The second chip may be configured to receive the first transmission data to generate and output first sense data in a first read mode.Type: ApplicationFiled: January 5, 2018Publication date: March 7, 2019Applicant: SK hynix Inc.Inventors: Hak Song KIM, Min Su PARK
-
Publication number: 20180268884Abstract: A semiconductor device may be provided. The semiconductor device may include a period code generation circuit configured to generate a period code having a logic level combination corresponding to a first command or a second command. The semiconductor device may include a code synthesis circuit configured to add the period code to a previous synthesis code to generate a synthesis code. The semiconductor device may include a buffer control circuit configured to compare the synthesis code with a selection control code to generate a buffer inactivation signal for controlling input of a data strobe signal.Type: ApplicationFiled: August 25, 2017Publication date: September 20, 2018Applicant: SK hynix Inc.Inventors: Hak Song KIM, Min Su PARK
-
Patent number: 10068555Abstract: An display driving circuit including a buffer write controller transmitting a different image frame to a first buffer or a second buffer, a buffer scan controller scanning an image frame stored in the first buffer or the second buffer on the basis of a predetermined cycle, a write signal detector controlling the buffer write controller such that a second image frame is transmitted to the second buffer after a first image frame is transmitted to the first buffer, and a scan buffer switching controller receiving an EOF (End of Frame) command indicating the completion of transmission of the first image frame to the first buffer and controlling the buffer scan controller such that the first image frame stored in the first buffer is scanned after the image frame previously stored in the second buffer is scanned.Type: GrantFiled: May 19, 2016Date of Patent: September 4, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Yang-Hyo Kim, Chul-Ho Kim, Sun-Young Kim, Hak-Song Kim, Sang-Hoon Lim
-
Publication number: 20180196464Abstract: A semiconductor device includes a detection signal generation circuit generating a detection signal by detecting a phase difference of an input signal and an internal clock, and generating delayed input signals by delaying the input signal. The semiconductor device further includes an output enable signal generation circuit outputting an output enable signal by selecting one of the delayed input signals in response to the detection signal and latching the selected one of the delayed input signals in synchronization with the internal clock. The output enable signal may initiate a data transfer operation.Type: ApplicationFiled: June 30, 2017Publication date: July 12, 2018Inventors: Hak Song KIM, Dong Kyun KIM, Dong Uk LEE
-
Publication number: 20170372792Abstract: A memory test system may include a memory apparatus and a test apparatus. The test apparatus may be configured to generate a code distribution of noble cells. The test apparatus may be configured to generate a mass data code distribution and a test result based on the code distribution of noble cells.Type: ApplicationFiled: March 30, 2017Publication date: December 28, 2017Applicant: SK hynix Inc.Inventors: Hak Song KIM, Chang Yong AHN
-
Publication number: 20160343355Abstract: An display driving circuit including a buffer write controller transmitting a different image frame to a first buffer or a second buffer, a buffer scan controller scanning an image frame stored in the first buffer or the second buffer on the basis of a predetermined cycle, a write signal detector controlling the buffer write controller such that a second image frame is transmitted to the second buffer after a first image frame is transmitted to the first buffer, and a scan buffer switching controller receiving an EOF (End of Frame) command indicating the completion of transmission of the first image frame to the first buffer and controlling the buffer scan controller such that the first image frame stored in the first buffer is scanned after the image frame previously stored in the second buffer is scanned.Type: ApplicationFiled: May 19, 2016Publication date: November 24, 2016Applicant: Samsung Electronics Co., Ltd.Inventors: Yang-Hyo KIM, Chul-Ho KIM, Sun-Young KIM, Hak-Song KIM, Sang-Hoon LIM