Abstract: A frequency lock loop for a constant switching frequency of DC-DC converter, wherein the frequency lock loop includes a modulation circuit to generate a modulation signal in response to an input signal of the DC-DC converter and a frequency signal. Wherein a timer of the DC-DC converter generates a timing signal in response to the input signal, and wherein the frequency signal is a function of the timing signal.

Abstract: An apparatus includes a first resistor, a first negative threshold transistor, a second resistor and a second negative threshold transistor coupled in series between a first voltage bus and a second voltage bus, and a first positive threshold transistor connected between a common node of the second resistor and the first negative threshold transistor, and the first voltage bus, wherein a first reference voltage is generated on a first reference voltage bus, and wherein the first reference voltage bus is coupled to a common node of a drain/source terminal of the second negative threshold transistor and the second resistor.

Abstract: A frequency lock loop for a constant switching frequency of DC-DC converter, wherein the frequency lock loop includes a modulation circuit to generate a modulation signal in response to an input signal of the DC-DC converter and a frequency signal. Wherein a timer of the DC-DC converter generates a timing signal in response to the input signal, and wherein the frequency signal is a function of the timing signal.

Abstract: An apparatus includes a PWM off time current sense circuit configured to generate a PWM off time current signal proportional to a current flowing through an inductor of a power converter when a high-side switch of the power converter is turned off and a low-side switch of the power converter is turned on, a PWM on time current rebuild circuit configured to construct an artificial inductor current signal using a voltage-controlled current source to charge a rebuild capacitor when the high-side switch of the power converter is turned on, and a feedback loop configured to adjust a current flowing through the voltage-controlled current source so as to force a saved voltage of the artificial inductor current signal to be equal to a saved voltage of the PWM off time current signal.

Abstract: A deadtime control scheme for improving buck converter light load efficiency.

Abstract: A deadtime control scheme for improving buck converter light load efficiency.

Abstract: A ramp generator for a constant on-time DC-DC converter, wherein the ramp generator is configured to reduce DC offset and smooth transitions between conduction modes. The ramp voltage generator includes a common voltage generator suitable for generating a common voltage; a first ramp voltage generation block suitable for generating a first ramp voltage responsive to a first switching signal and a control signal, wherein the first switching signal resets one or more valley points of the first ramp voltage to one or more valley points of the common voltage; and a second ramp voltage generation block suitable for generating a second ramp voltage responsive to a second switching signal, the first ramp voltage, and the control signal.

Abstract: A ramp generator for a constant on-time DC-DC converter, wherein the ramp generator is configured to reduce DC offset and smooth transitions between conduction modes. The ramp voltage generator includes a common voltage generator suitable for generating a common voltage; a first ramp voltage generation block suitable for generating a first ramp voltage responsive to a first switching signal and a control signal, wherein the first switching signal resets one or more valley points of the first ramp voltage to one or more valley points of the common voltage; and a second ramp voltage generation block suitable for generating a second ramp voltage responsive to a second switching signal, the first ramp voltage, and the control signal.

Abstract: A frequency lock loop for a constant switching frequency of DC-DC converter, wherein the frequency lock loop includes a modulation circuit to generate a modulation signal in response to an input signal of the DC-DC converter and a frequency signal. Wherein a timer of the DC-DC converter generates a timing signal in response to the input signal, and wherein the frequency signal is a function of the timing signal.

Abstract: One embodiment includes a power regulator system. The system includes a switch control stage configured to generate at least one activation signal based on a pulse-width modulation (PWM) signal and to control a respective at least one switch to generate an output voltage. The system also includes a feedback stage configured to generate the PWM signal based on a ramp signal and a feedback voltage that is based on the output voltage. The system further includes a ramp generator stage configured to adaptively generate the ramp signal based on the output voltage and based on the at least one activation signal.

Abstract: Systems and devices for smooth light load operation in a DC/DC converter are presented. The disclosed systems and methods enable smooth discontinuous conduction mode (DCM)/continuous conduction mode (CCM) transition. The disclosed systems and methods of smooth light load operation in a DC/DC converter may also avoid the generation of sub-harmonics during light load operation. In an example embodiment, a rising ramp is used to control the ON time of the converter oscillator, while a falling ramp controls the OFF time. During DCM operation, the minimum value of the falling ramp is clamped. The clamping of the falling ramp ensures a substantially similar level of the error amplifier output in both CCM and DCM and avoids disturbances caused by a difference in the error amplifier outputs between the modes.

Abstract: One embodiment includes a power regulator system. The system includes a switch control stage configured to generate at least one activation signal based on a pulse-width modulation (PWM) signal and to control a respective at least one switch to generate an output voltage. The system also includes a feedback stage configured to generate the PWM signal based on a ramp signal and a feedback voltage that is based on the output voltage. The system further includes a ramp generator stage configured to adaptively generate the ramp signal based on the output voltage and based on the at least one activation signal.

Abstract: Systems and devices for ripple reduction in a DC/DC converter are presented. The disclosed systems and methods enable ripple reduction in discontinuous conduction mode (DCM) operation. In DCM, the inductor current peak to peak ripple may be reduced based on the load current. To achieve the reduction of the inductor peak to peak current ripple, a digital counter is used to count the time between consecutive PWM pulses. The digital output of the counter is used to control the pulse width modulation. As the digital output of the counter increases, the PWM on-time decreases. Since the PWM pulse is demanded by the load in DCM mode, the peak to peak inductor ripple is modulated by the counter, or, in turn, modulated by the load current.

Abstract: Systems and devices for smooth light load operation in a DC/DC converter are presented. The disclosed systems and methods enable smooth discontinuous conduction mode (DCM)/continuous conduction mode (CCM) transition. The disclosed systems and methods of smooth light load operation in a DC/DC converter may also avoid the generation of sub-harmonics during light load operation. In an example embodiment, a rising ramp is used to control the ON time of the converter oscillator, while a falling ramp controls the OFF time. During DCM operation, the minimum value of the falling ramp is clamped. The clamping of the falling ramp ensures a substantially similar level of the error amplifier output in both CCM and DCM and avoids disturbances caused by a difference in the error amplifier outputs between the modes.

Abstract: Systems and devices for ripple reduction in a DC/DC converter are presented. The disclosed systems and methods enable ripple reduction in discontinuous conduction mode (DCM) operation. In DCM, the inductor current peak to peak ripple may be reduced based on the load current. To achieve the reduction of the inductor peak to peak current ripple, a digital counter is used to count the time between consecutive PWM pulses. The digital output of the counter is used to control the pulse width modulation. As the digital output of the counter increases, the PWM on-time decreases. Since the PWM pulse is demanded by the load in DCM mode, the peak to peak inductor ripple is modulated by the counter, or, in turn, modulated by the load current.