Abstract: The present disclosure relates to a system for controlling a motor of a vehicle for increasing control accuracy of the motor for driving the vehicle, and an object of the present disclosure is to provide a system for controlling a motor of a vehicle, which may accurately perform a motor control even when a battery voltage (i.e., motor voltage) applied to the motor upon the driving control of the motor is changed.

Abstract: Disclosed are high frequency-active blends comprising (a) copolymers of ethylene and maleic anhydride or its functional equivalents and (b) ethylene copolymers with polar comonomers such as ethylene/vinyl acetate copolymers, ethylene/alkyl (meth)acrylate copolymers and ethylene/(meth)acrylate/carbon monoxide terpolymers; and films, powders, multilayer structures, and articles prepared therefrom.

Abstract: Disclosed are high frequency-active blends comprising (a) copolymers of ethylene and maleic anhydride or its functional equivalents and (b) ethylene copolymers with polar comonomers such as ethylene/vinyl acetate copolymers, ethylene/alkyl (meth)acrylate copolymers and ethylene/(meth)acrylate/carbon monoxide terpolymers; and films, powders, multilayer structures, and articles prepared therefrom.

Abstract: A roofing underlayment comprising a top layer, a bottom layer and a water-sealing composition layer positioned between the top layer and the bottom layer wherein the water-sealing composition consists essentially of at least 80 weight % of a copolymer of ethylene and at least one comonomer selected from the group consisting of alkyl acrylate, alkyl methacrylate and vinyl acetate is disclosed. The top and bottom layers independently comprise a fabric selected from the group consisting of nonwoven polypropylene, nonwoven polyethylene, nonwoven polyethylene terephthalate, woven polypropylene, woven polyethylene, spunbond polypropylene, and spunbond polyester. The roofing underlayment may optionally comprise additional layers.

Abstract: Provided are partially or fully neutralized mixtures of carboxylate functionalized ethylene high copolymers or terpolymers (Mw between 80,000 and 500,000 Da) with carboxylate functionalized ethylene low copolymers (Mw between 2,000 and 30,000 Da). The compositions are used in films, multilayer structures and other articles of manufacture. The compositions are preferably used on a surface of the articles.

Abstract: A capacitance multiplier includes a self-biasing active load for generating a stable bias voltage without a separate current bias. In addition, the capacitance multiplier includes a cascode load within a multiplying section for increasing the output resistance and in turn the charging/discharging efficiency. Furthermore, the capacitance multiplier is implemented with a plurality of multiplying paths to reduce effects of noise for more stable generation of the multiplied capacitance.

Abstract: A frequency synthesizer is provided. The frequency synthesizer includes an adaptive frequency calibration circuit and a phase locked loop (PLL). The frequency synthesizer performs in a frequency lock mode and in a phase lock mode. In the frequency lock mode, the adaptive frequency calibration circuit compares the frequency of an input signal with the frequency of an output signal of a voltage controlled oscillator of the PLL and outputs control bits as a result of the comparison. The voltage controlled oscillator has a plurality of operating characteristic curves and selects a curve from among the plurality of operating characteristic curves in response to the control bits. In the phase lock mode, the PLL controls an output phase of the voltage controlled oscillator based on a tuning voltage from the selected operating characteristic curve.

Abstract: A capacitance multiplier includes a self-biasing active load for generating a stable bias voltage without a separate current bias. In addition, the capacitance multiplier includes a cascode load within a multiplying section for increasing the output resistance and in turn the charging/discharging efficiency. Furthermore, the capacitance multiplier is implemented with a plurality of multiplying paths to reduce effects of noise for more stable generation of the multiplied capacitance.

Abstract: A capacitance multiplier includes a self-biasing active load for generating a stable bias voltage without a separate current bias. In addition, the capacitance multiplier includes a cascode load within a multiplying section for increasing the output resistance and in turn the charging/discharging efficiency. Furthermore, the capacitance multiplier is implemented with a plurality of multiplying paths to reduce effects of noise for more stable generation of the multiplied capacitance.

Abstract: A capacitance multiplier includes a self-biasing active load for generating a stable bias voltage without a separate current bias. In addition, the capacitance multiplier includes a cascode load within a multiplying section for increasing the output resistance and in turn the charging/discharging efficiency. Furthermore, the capacitance multiplier is implemented with a plurality of multiplying paths to reduce effects of noise for more stable generation of the multiplied capacitance.

Abstract: A frequency synthesizer is provided. The frequency synthesizer includes an adaptive frequency calibration circuit and a phase locked loop (PLL). The frequency synthesizer performs in a frequency lock mode and in a phase lock mode. In the frequency lock mode, the adaptive frequency calibration circuit compares the frequency of an input signal with the frequency of an output signal of a voltage controlled oscillator of the PLL and outputs control bits as a result of the comparison. The voltage controlled oscillator has a plurality of operating characteristic curves and selects a curve from among the plurality of operating characteristic curves in response to the control bits. In the phase lock mode, the PLL controls an output phase of the voltage controlled oscillator based on a tuning voltage from the selected operating characteristic curve.

Abstract: A local oscillation signal generator and a multi-band transceiver including the local oscillation signal generator are provided. The multi-band transceiver includes a fractional-N phased locked loop (PLL), a local oscillation signal generator, and a transmitter. The fractional-N PLL receives a reference signal and outputs an oscillation signal that is phase-locked to the reference signal. The local oscillation signal generator receives the oscillation signal and outputs a first divided signal that is obtained by dividing a frequency of the oscillation signal by a first value and a second divided signal that is obtained by dividing the frequency of the oscillation signal by a second value. The transmitter receives input signals and generates a transmitter signal using an equation f TX = ( 2 3 ? k - 1 M ) ? f VCO , based on the first divided signal and the second divided signal.

Abstract: A phase-locked loop circuit includes a phase detector for comparing the phase of a reference clock signal with the phase of a feedback clock signal and detecting a phase difference between the two; a loop filter in signal communication with the phase detector; a fast frequency lock control circuit in signal communication with the phase detector for disconnecting the phase detector from the loop filter at the initial stage of power on of the phase-locked loop circuit, at least one of supplying constant current to the loop filter for a predetermined time duration and emitting constant current from the loop filter, and then connecting the phase detector to the loop filter; a voltage controlled oscillator in signal communication with the loop filter for generating an output clock signal and varying the frequency of the output clock signal in response to output voltage of the loop filter; and a divider in signal communication with the voltage controlled oscillator for dividing the output clock signal at a predeter

Abstract: A phase-locked loop circuit includes a phase detector for comparing the phase of a reference clock signal with the phase of a feedback clock signal and detecting a phase difference between the two; a loop filter in signal communication with the phase detector; a fast frequency lock control circuit in signal communication with the phase detector for disconnecting the phase detector from the loop filter at the initial stage of power on of the phase-locked loop circuit, at least one of supplying constant current to the loop filter for a predetermined time duration and emitting constant current from the loop filter, and then connecting the phase detector to the loop filter; a voltage controlled oscillator in signal communication with the loop filter for generating an output clock signal and varying the frequency of the output clock signal in response to output voltage of the loop filter; and a divider in signal communication with the voltage controlled oscillator for dividing the output clock signal at a predeter