Patents by Inventor Handong Ye
Handong Ye has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230117105Abstract: A computer-implemented method and system for reducing the amount of memory space required to store applications written in dynamic scripting languages loads a program module into memory and removes a category of program code, such as debug information or function definitions, from the program module. The method and system also receives a request for debug information, or a function call or query, and determines whether or not the corresponding program code is in memory. If not, then the location in storage is identified where the program module is stored, and another copy containing the corresponding program code is loaded into memory. The corresponding program code is located and copied into the program module in memory, and a response is provided to the request.Type: ApplicationFiled: December 16, 2022Publication date: April 20, 2023Applicant: Futurewei Technologies, Inc.Inventors: Haichuan WANG, Handong YE, Peng WU
-
Publication number: 20210224119Abstract: Adjusting an operating frequency of a CPU includes setting the operating frequency for a current operating cycle based on a CPU load in a prior operating cycle and a target CPU load. A current CPU load associated with the current processing cycle is detected. The CPU operating frequency is adjusted to a new operating frequency based on a difference between the target CPU load and the current CPU load. The operating frequency is adjusted based on minimizing the difference between the target CPU load and the detected load. A CPU load error is determined based on the current CPU load and the target CPU load. The target CPU load is adjusted based on the determined CPU load error and a threshold load error. A prediction is generated on whether to perform a new adjustment of the operating frequency of the CPU prior to expiration of a threshold time duration.Type: ApplicationFiled: April 6, 2021Publication date: July 22, 2021Inventors: Jun Wang, Xuefeng Han, Handong Ye
-
Publication number: 20200249925Abstract: A computer-implemented method and system for reducing the amount of memory space required to store applications written in dynamic scripting languages loads a program module into memory and removes a category of program code, such as debug information or function definitions, from the program module. The method and system also receives a request for debug information, or a function call or query, and determines whether or not the corresponding program code is in memory. If not, then the location in storage is identified where the program module is stored, and another copy containing the corresponding program code is loaded into memory. The corresponding program code is located and copied into the program module in memory, and a response is provided to the request.Type: ApplicationFiled: March 23, 2020Publication date: August 6, 2020Applicant: Futurewei Technologies, Inc.Inventors: Haichuan WANG, Handong YE, Peng WU
-
Patent number: 10732703Abstract: An apparatus, method, and computer-readable media are provided for reducing an energy consumption of hardware on which an application is running. In use, a call is received from an application via an application program interface. Such call indicates a state of the application. Further, an action is determined, based on the call. The action is for reducing an energy consumption of hardware on which the application is running. The method continues by executing the action for reducing the energy consumption of the hardware on which the application is running.Type: GrantFiled: March 2, 2017Date of Patent: August 4, 2020Assignee: Futurewei Technologies, Inc.Inventors: Jun Wang, Handong Ye
-
Publication number: 20190250690Abstract: A computer implemented method of controlling energy consumption of a battery powered device includes determining, by the device, a state of the device responsive to the device playing a video wherein the state of the device is based on a CPU utilization rate of a CPU of the device, selecting, by the device, a policy of a plurality of different policies based on the determined state, wherein each policy comprises a respective CPU frequency setting and a respective memory bandwidth setting, and applying the CPU frequency setting of the selected policy to the CPU and the memory bandwidth setting of the selected policy to a speed setting of a memory bus of the device.Type: ApplicationFiled: February 9, 2018Publication date: August 15, 2019Inventors: Jun Wang, Xiaocun Que, Jiangsheng Yu, Hui Zang, Handong Ye
-
Patent number: 10117185Abstract: A system, computer readable medium, and method are provided for reducing the power consumption of a mobile device. The method includes the steps of detecting video content to be viewed in an application executed by the mobile device; detecting unwanted content associated with the video content; and operating the mobile device in a low-power mode during playback of the video content in the application in response to detecting the unwanted content. The mobile device may include a memory storing the application and a processor executing the application, which configures the processor to implement the method. Five techniques may be applied in the low-power mode to reduce power consumption including Dynamic Voltage and Frequency Scaling (DVFS), reducing resolution of content, reducing brightness of a display, masking content, and thread throttling. The low-power mode saves energy when playing back videos on the mobile device.Type: GrantFiled: February 2, 2017Date of Patent: October 30, 2018Assignee: FutureWei Technologies, Inc.Inventors: Zongfang Lin, Jun Wang, Karthik Rao, Chen Tian, Handong Ye, Ziang Hu
-
Publication number: 20180262991Abstract: Data indicative of resource usage patterns (RUP's), application usage patterns (AUP's), power consumption and application performance is automatically and repeatedly collected from individualized mobile devices, aggregated into a cloud based database and sorted into categories according to device hardware type, device software type and user type. Optimized power management policies for the sorted classes of device hardware types, device software types and user types are developed in the cloud and downloaded into individualized ones of the mobile devices fitting into the respective classes.Type: ApplicationFiled: March 10, 2017Publication date: September 13, 2018Applicant: Futurewei Technologies, Inc.Inventors: Karthik Rao, Jun Wang, Handong Ye
-
Publication number: 20180253139Abstract: An apparatus, method, and computer-readable media are provided for reducing an energy consumption of hardware on which an application is running. In use, a call is received from an application via an application program interface. Such call indicates a state of the application. Further, an action is determined, based on the call. The action is for reducing an energy consumption of hardware on which the application is running. The method continues by executing the action for reducing the energy consumption of the hardware on which the application is running.Type: ApplicationFiled: March 2, 2017Publication date: September 6, 2018Inventors: Jun Wang, Handong Ye
-
Publication number: 20180217964Abstract: A mobile device, computer readable medium, and method are provided for web browsing that reduces a power consumption of the mobile device. The method includes the steps of receiving a markup language document that includes a plurality of elements; assigning each element in the plurality of elements a priority value according to a set of rules; and selectively loading rendered content corresponding to the plurality of elements into a window of an application executed by the mobile device based on the priority value assigned to each element in the plurality of elements. The set of rules includes at least two rules configured to assign two or more priority values to at least two subsets of elements in the plurality of elements. Selective loading may refer to loading elements of a web page in a different order compared to a default order of a rendering engine of the web browser.Type: ApplicationFiled: February 2, 2017Publication date: August 2, 2018Inventors: Zongfang Lin, Jun Wang, Chen Tian, Handong Ye, Ziang Hu
-
Publication number: 20180032418Abstract: An apparatus comprises: a non-transitory memory comprising an application; a controller coupled to the memory and configured to adjust a configuration associated with the application independently of other applications in the apparatus, wherein the configuration is an assignment of resources of the apparatus; and a profiler coupled to the memory and configured to: measure a measured performance corresponding to the configuration; and measure a measured power consumption corresponding to the configuration. A method comprises: determining a performance associated with an application; executing a configuration associated with the application in order to substantially maintain the performance while reducing an energy consumption associated with the application; measuring a measured performance resulting from the executing; and adjusting the configuration in response to the measured performance.Type: ApplicationFiled: August 1, 2016Publication date: February 1, 2018Inventors: Jun Wang, Karthik Rao, Handong Ye
-
Publication number: 20170315830Abstract: A computer-implemented method and system for reducing the amount of memory space required to store applications written in dynamic scripting languages loads a program module into memory and removes a category of program code, such as debug information or function definitions, from the program module. The method and system also receives a request for debug information, or a function call or query, and determines whether or not the corresponding program code is in memory. If not, then the location in storage is identified where the program module is stored, and another copy containing the corresponding program code is loaded into memory. The corresponding program code is located and copied into the program module in memory, and a response is provided to the request.Type: ApplicationFiled: July 18, 2017Publication date: November 2, 2017Inventors: Haichuan Wang, Handong Ye, Peng Wu
-
Patent number: 9772879Abstract: An embodiment includes a method includes designating a portion of a plurality of processing cores as an input/output (I/O) core and compiling a program source code to produce compiled program source code, including identifying an I/O operation region of the program source code, determining a number of I/O operations for the I/O operation region, and determining a number of system resources and system resource types for the I/O operation region. The method also includes executing the program source code using the plurality of processing cores, including scheduling the I/O operation region of the program source code on the I/O core of the plurality of processing cores.Type: GrantFiled: December 21, 2016Date of Patent: September 26, 2017Assignee: Futurewei Technologies, Inc.Inventors: Chen Tian, Handong Ye, Ziang Hu
-
Patent number: 9772865Abstract: A computer-implemented method and system for reducing the amount of memory space required to store applications written in dynamic scripting languages loads a program module into memory and removes a category of program code, such as debug information or function definitions, from the program module. The method and system also receives a request for debug information, or a function call or query, and determines whether or not the corresponding program code is in memory. If not, then the location in storage is identified where the program module is stored, and another copy containing the corresponding program code is loaded into memory. The corresponding program code is located and copied into the program module in memory, and a response is provided to the request.Type: GrantFiled: February 23, 2015Date of Patent: September 26, 2017Assignee: Futurewei Technologies, Inc.Inventors: Haichuan Wang, Handong Ye, Peng Wu
-
Patent number: 9753752Abstract: The present invention discloses a simulator generation method and apparatus, relating to the field of simulator generation, which are used to implement rapid portability and high efficiency of a simulator. The solutions in the present invention are applicable to simulator generation.Type: GrantFiled: May 16, 2014Date of Patent: September 5, 2017Assignee: Huawei Technologies Co., Ltd.Inventors: Handong Ye, Peng Zhao, Senhuo Zheng, Jiong Cao
-
Patent number: 9703905Abstract: The present invention provides a method and a system for simulating multiple processors in parallel, and a scheduler. In this embodiment, the scheduler maps debug interface information of a to-be-simulated processor requiring debugging onto the scheduler during parallel simulation of multiple processors, so that the scheduler is capable of debugging, by using a master thread, the to-be-simulated processor requiring debugging via a debug interface of the to-be-simulated processor requiring debugging pointed by the debug interface information, thereby implementing debugging during parallel simulation of multiple processors.Type: GrantFiled: December 27, 2013Date of Patent: July 11, 2017Assignee: Huawei Technologies Co., Ltd.Inventors: Handong Ye, Jiong Cao, Xiaochun Ye, Da Wang
-
Patent number: 9658886Abstract: An embodiment includes a method includes designating a portion of a plurality of processing cores as an input/output (I/O) core and compiling a program source code to produce compiled program source code, including identifying an I/O operation region of the program source code, determining a number of I/O operations for the I/O operation region, and determining a number of system resources and system resource types for the I/O operation region. The method also includes executing the program source code using the plurality of processing cores, including scheduling the I/O operation region of the program source code on the I/O core of the plurality of processing cores.Type: GrantFiled: December 21, 2016Date of Patent: May 23, 2017Assignee: Futurewei Technologies, Inc.Inventors: Chen Tian, Handong Ye, Ziang Hu
-
Patent number: 9652208Abstract: An embodiment method of global scope basic-block reordering includes profiling an application having a source code decomposable into a plurality of basic-blocks. The profiling yields a global basic-block sequence. The method also includes generating a hierarchical locality model according to the global basic-block sequence. The method also includes generating a target code according to the hierarchical locality model.Type: GrantFiled: July 29, 2014Date of Patent: May 16, 2017Assignee: Futurewei Technologies, Inc.Inventors: Pengcheng Li, Ziang Hu, Handong Ye
-
Publication number: 20170102967Abstract: An embodiment includes a method includes designating a portion of a plurality of processing cores as an input/output (I/O) core and compiling a program source code to produce compiled program source code, including identifying an I/O operation region of the program source code, determining a number of I/O operations for the I/O operation region, and determining a number of system resources and system resource types for the I/O operation region. The method also includes executing the program source code using the plurality of processing cores, including scheduling the I/O operation region of the program source code on the I/O core of the plurality of processing cores.Type: ApplicationFiled: December 21, 2016Publication date: April 13, 2017Inventors: Chen Tian, Handong Ye, Ziang Hu
-
Patent number: 9569199Abstract: Methods and systems that facilitate efficient and effective application program maintenance and patch distribution are described. A device comprises: a memory that stores application source code files and instructions for creating a hot patch file, wherein the application source code files include an update source code file and initial source code files before an application update; and a processor operable to create the hot patch file, wherein the hot patch file is created based upon differences between a pair of optimized source code file sets that result from optimization of a first set of the initial source code files and separate optimization of a second set of source code files; wherein the second set includes an update source code file and associated files selected from the first set based on results from a graph indicating manners in which said source code files related to one another.Type: GrantFiled: January 22, 2015Date of Patent: February 14, 2017Assignee: Futurewei Technologies, Inc.Inventors: Haichuan Wang, Handong Ye, Peng Wu
-
Patent number: 9563585Abstract: Embodiments are provided for isolating Input/Output (I/O) execution by combining compiler and Operating System (OS) techniques. The embodiments include dedicating selected cores, in multicore or many-core processors, as I/O execution cores, and applying compiler-based analysis to classify I/O regions of program source codes so that the OS can schedule such regions onto the designated I/O cores. During the compilation of a program source code, each I/O operation region of the program source code is identified. During the execution of the compiled program source code, each I/O operation region is scheduled for execution on a preselected I/O core. The other regions of the compiled program source code are scheduled for execution on other cores.Type: GrantFiled: February 19, 2014Date of Patent: February 7, 2017Assignee: FUTUREWEI TECHNOLOGIES, INC.Inventors: Chen Tian, Handong Ye, Ziang Hu