Patents by Inventor Hangbing Lv
Hangbing Lv has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10305035Abstract: The present invention discloses a preparation method of a Cu-based resistive random access memory, and a memory. The preparation method includes: forming a copper wire in a groove through a Damascus copper interconnection process, wherein the copper wire includes a lower copper electrode for growing a storage medium, and the copper wire is arranged above a first capping layer; forming a second capping layer above the copper wire; forming a hole at a position corresponding to the lower copper electrode on the second capping layer, wherein the pore is used for exposing the lower copper electrode; performing composition and a chemical combination treatment on the lower copper electrode to generate a compound barrier layer, wherein the compound barrier layer is a compound formed by the chemical combination of elements Cu, Si and N, or a compound formed by the chemical combination of elements Cu, Ge and N; and depositing a solid electrolyte material and an upper electrode on the compound barrier layer.Type: GrantFiled: April 22, 2016Date of Patent: May 28, 2019Assignee: THE INSTITUTE OF MICROELECTRONICS OF CHINESE ACADEMY OF SCIENCESInventors: Hangbing Lv, Ming Liu, Qi Liu, Shibing Long
-
Patent number: 10297748Abstract: There is provided a three-terminal atomic switching device and a method of manufacturing the same, which belongs to the field of microelectronics manufacturing and memory technology. The three-terminal atomic switching device includes: a stack structure including a source terminal and a drain terminal; a vertical trench formed by etching the stack structure; an M8XY6 channel layer formed on an inner wall and a bottom of the vertical trench; and a control terminal formed on a surface of the M8XY6 channel layer, wherein the control terminal fills the vertical trench. The source terminal resistance and the drain terminal resistance are controlled by the control terminal.Type: GrantFiled: December 26, 2014Date of Patent: May 21, 2019Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Hangbing Lv, Ming Liu, Qi Liu, Shibing Long
-
Publication number: 20190115529Abstract: A selector for a bipolar resistive random access memory and a method for fabricating the selector are provided. The method includes: providing a substrate; forming a lower electrode on the substrate, where the lower electrode is made of a metal, and the metal is made up of metal atoms which diffuse under an annealing condition of below 400° C.; forming a first metal oxide layer on the lower electrode; performing an annealing process on the first metal oxide layer to make the metal atoms in the lower electrode diffuse into the first metal oxide layer to form a first metal oxide layer doped with metal atoms; forming a second metal oxide layer on the first metal oxide layer doped with metal atoms; forming an upper electrode layer on the second metal oxide layer; and patterning the upper electrode layer to form an upper electrode.Type: ApplicationFiled: March 18, 2016Publication date: April 18, 2019Inventors: Ming LIU, Qing LUO, Xiaoxin XU, Hangbing LV, Shibing LONG, Qi LIU
-
Publication number: 20190081237Abstract: Provided are a self-gating resistive storage device and a method for fabrication thereof; said self-gating resistive storage device comprises: lower electrodes; insulating dielectric layers arranged perpendicular to, and intersecting with, the lower electrodes to form a stacked structure, said stacked structure being provided with a vertical trench; a gating layer grown on the lower electrodes by means of self-alignment technique, the interlayer leakage channel running through the gating layer being isolated via the insulating dielectric layers; a resistance transition layer arranged in the vertical trench and connected to the insulating dielectric layers and the gating layer; and an upper electrode arranged in the resistance transition layer.Type: ApplicationFiled: April 29, 2016Publication date: March 14, 2019Applicant: THE INSTITUTE OF MICROELECTRONICS OF CHINESE ACADEMY OF SCIENCESInventors: Hangbing LV, Ming LIU, Xiaoxin XU, Qing LUO, Qi LIU, Shibing LONG
-
Publication number: 20190006584Abstract: A method for improving endurance of 3D integrated resistive switching memory, comprising: Step 1: Calculating the temperature distribution in the integrated array by the 3D Fourier heat conduction equation; Step 2, selecting heat transfer mode; Step 3: selecting an appropriate array structure; Step 4: analyzing the influence of integration degree on temperature in the array; Step 5: evaluating the endurance performance in the array; and Step 6: changing the array parameters according to the evaluation result to improve the endurance performance. According to the method of the present invention, based on the thermal transmission mode in the 3D integrated resistive switching device, a suitable 3D integrated array is selected to analyze the influence of the integration degree on the device temperature so as to evaluate and improve the endurance of the 3D integrated resistive switching device.Type: ApplicationFiled: August 12, 2016Publication date: January 3, 2019Applicant: Institute of Microelectronics, Chinese Academy of ScienceInventors: Nianduan LU, Pengxiao SUN, Ling LI, Ming IIU, Qi LIU, Hangbing LV, Shibing LONG
-
Publication number: 20180366643Abstract: A method for evaluating the thermal effects of 3D RRAM arrays and reducing thermal crosstalk, including the following steps: Step 1: calculating the temperature distribution in the array through 3D Fourier heat conduction equation; Step 2, selecting a heat transfer mode; Step 3, selecting an appropriate array structure; Step 4, analyzing the effect of position of programming device in the array on the temperature; Step 5, analyzing the thermal crosstalk effect in the array; Step 6, evaluating thermal effects and thermal crosstalk; Step 7, changing the array structure or modify operating parameters based on the evaluation results to reduce the thermal crosstalk.Type: ApplicationFiled: August 12, 2016Publication date: December 20, 2018Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Nianduan Lu, Pengxiao Sun, Ling Li, Ming Iiu, Qi Liu, Hangbing Lv, Shibing Long
-
Patent number: 10134983Abstract: A nonvolatile resistive switching memory, comprising an inert metal electrode, a resistive switching functional layer, and an easily oxidizable metal electrode, and characterized in that: a graphene barrier layer is inserted between the inert metal electrode and the resistive switching functional layer, which is capable of preventing the easily oxidizable metal ions from migrating into the inert metal electrode through the resistive switching functional layer under the action of electric field during the programming of the device.Type: GrantFiled: May 14, 2015Date of Patent: November 20, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Qi Liu, Ming Liu, Haitao Sun, Keke Zhang, Shibing Long, Hangbing Lv, Writam Banerjee, Kangwei Zhang
-
Publication number: 20180205014Abstract: The present invention discloses a preparation method of a Cu-based resistive random access memory, and a memory. The preparation method includes: forming a copper wire in a groove through a Damascus copper interconnection process, wherein the copper wire includes a lower copper electrode for growing a storage medium, and the copper wire is arranged above a first capping layer; forming a second capping layer above the copper wire; forming a hole at a position corresponding to the lower copper electrode on the second capping layer, wherein the pore is used for exposing the lower copper electrode; performing composition and a chemical combination treatment on the lower copper electrode to generate a compound barrier layer, wherein the compound barrier layer is a compound formed by the chemical combination of elements Cu, Si and N, or a compound formed by the chemical combination of elements Cu, Ge and N; and depositing a solid electrolyte material and an upper electrode on the compound barrier layer.Type: ApplicationFiled: April 22, 2016Publication date: July 19, 2018Applicant: THE INSTITUTE OF MICROELECTRONICS OF CHINESE ACADEMY OF SCIENCESInventors: Hangbing LV, Ming LIU, Qi LIU, Shibing LONG
-
Publication number: 20180205015Abstract: The present invention discloses a preparation method of a Cu-based resistive random access memory, and a memory. The preparation method includes: performing composition and a chemical combination treatment on a lower copper electrode (10) to generate a compound buffer layer (40), wherein the compound buffer layer (40) is capable of preventing the oxidation of the lower copper electrode (10); depositing a solid electrolyte material (50) on the compound buffer layer (40); and depositing an upper electrode (60) on the solid electrolyte material (50) to form the memory.Type: ApplicationFiled: April 22, 2016Publication date: July 19, 2018Applicant: The Institute of Microelectronics of Chinese Academy of SciencesInventors: Hangbing LV, Ming LIU, Qi LIU, Shibing LONG
-
Publication number: 20180122856Abstract: A nonvolatile resistive switching memory comprising an insulating substrate, a lower electrode, a lower graphene barrier layer, a resistive switching functional layer, an upper graphene barrier layer, and an upper electrode, wherein the lower and/or the upper graphene barrier layer is/are capable of preventing the metal ions/atoms in the lower/upper metal electrode from diffusing into the resistive switching functional layer under an applied electric field.Type: ApplicationFiled: September 6, 2015Publication date: May 3, 2018Inventors: WRITAM BANERJEE, MING LIU, QI LIU, HANGBING LV, HAITAO SUN, KANGWEI ZHANG
-
Publication number: 20180026183Abstract: A nonvolatile resistive switching memory, comprising an inert metal electrode, a resistive switching functional layer, and an easily oxidizable metal electrode, and characterized in that: a graphene barrier layer is inserted between the inert metal electrode and the resistive switching functional layer, which is capable of preventing the easily oxidizable metal ions from migrating into the inert metal electrode through the resistive switching functional layer under the action of electric field during the programming of the device.Type: ApplicationFiled: May 14, 2015Publication date: January 25, 2018Inventors: Qi Liu, Ming Liu, Haitao Sun, Keke Zhang, Shibing Long, Hangbing Lv, Writam Banerjee, Kangwei Zhang
-
Publication number: 20180019393Abstract: A nonvolatile resistive switching memory includes an inert metal electrode, a resistive switching functional layer, and an easily oxidizable metal electrode. A graphene intercalation layer with nanopores, interposed between the easily oxidizable metal electrode and the resistive switching functional layer, is capable of controlling the metal ions, which are formed by the oxidation of the easily oxidizable metal electrode during the programming of the device, and only enter into the resistive switching functional layer through the position of the nanopores. Further, the graphene intercalation layer with nanopores is capable of blocking the diffusion of the metal ions, making the metal ions, which are formed after the oxidation of the easily oxidizable metal electrode, enter into the resistive switching functional layer only through the position of the nanopores during the programming of the device, thereby controlling the growing position of conductive filament.Type: ApplicationFiled: May 14, 2015Publication date: January 18, 2018Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qi Liu, Ming Liu, Haltao Sun, Hangbing Lv, Shibing Long, Writam Banerjee, Kangwei Zhang
-
Publication number: 20170352806Abstract: There is provided a three-terminal atomic switching device and a method of manufacturing the same, which belongs to the field of microelectronics manufacturing and memory technology. The three-terminal atomic switching device includes: a stack structure including a source terminal and a drain terminal; a vertical trench formed by etching the stack structure; an M8XY6 channel layer formed on an inner wall and a bottom of the vertical trench; and a control terminal formed on a surface of the M8XY6 channel layer, wherein the control terminal fills the vertical trench. The source terminal resistance and the drain terminal resistance are controlled by the control terminal.Type: ApplicationFiled: December 26, 2014Publication date: December 7, 2017Inventors: Hangbing LV, Ming LIU, Qi LIU, Shibing LONG
-
Publication number: 20170331034Abstract: The present disclosure discloses a self-gated RRAM cell and a manufacturing method thereof; which belong to the field of microelectronic technology. The self-gated RRAM cell comprises: a stacked structure containing multiple layers of conductive lower electrodes; a vertical trench formed by etching the stacked structure; a M8XY6 gated layer formed on an inner wall and a bottom of the vertical trench; a resistance transition layer formed on a surface of the M8XY6, gated layer; and a conductive upper electrode formed on a surface of the resistance transition layer, the vertical trench being filled with the conductive upper electrode. The present disclosure is implemented on a basis of using the self-gated RRAM as a memory cell.Type: ApplicationFiled: December 26, 2014Publication date: November 16, 2017Inventors: Hangbing Lv, Ming Liu, Qi Liu, Shibing Long
-
Patent number: 9508776Abstract: A gating device cell for a cross array of bipolar resistive memory cells comprises an n-p diode and a p-n diode, wherein the n-p diode and the p-n diode have opposite polarities and are connected in parallel, such that the gating device cell exhibits a bidirectional rectification feature. The gating device cell exhibits the bidirectional rectification feature, that is, it can provide a relatively high current density at any voltage polarity in its ON state, and also a relatively great rectification ratio (Rv/2/RV) under a read voltage. Therefore, it is possible to suppress read crosstalk in the cross array of bipolar resistive memory cells to avoid misreading, thereby solving the problem that a conventional rectifier diode is only applicable to a cross array of unipolar resistive memory cells.Type: GrantFiled: September 24, 2013Date of Patent: November 29, 2016Assignee: Insitute of Microelectronics, Chinese Academy of SciencesInventors: Qi Liu, Ming Liu, Shibing Long, Hangbing Lv, Yan Wang
-
Publication number: 20160013246Abstract: A gating device cell for a cross array of bipolar resistive memory cells comprises an n-p diode and a p-n diode, wherein the n-p diode and the p-n diode have opposite polarities and are connected in parallel, such that the gating device cell exhibits a bidirectional rectification feature. The gating device cell exhibits the bidirectional rectification feature, that is, it can provide a relatively high current density at any voltage polarity in its ON state, and also a relatively great rectification ratio (Rv/2/RV) under a read voltage. Therefore, it is possible to suppress read crosstalk in the cross array of bipolar resistive memory cells to avoid misreading, thereby solving the problem that a conventional rectifier diode is only applicable to a cross array of unipolar resistive memory cells.Type: ApplicationFiled: September 24, 2013Publication date: January 14, 2016Inventors: Qi LIU, Ming LIU, Shibing LONG, Hangbing LV, Yan WANG
-
Patent number: 8735245Abstract: The present disclosure relates to the microelectronics field, and particularly, to a metal oxide resistive switching memory and a method for manufacturing the same. The method may comprise: forming a W-plug lower electrode above a MOS device; sequentially forming a cap layer, a first dielectric layer, and an etching block layer on the W-plug lower electrode; etching the etching block layer, the first dielectric layer, and the cap layer to form a groove for a first level of metal wiring; sequentially forming a metal oxide layer, an upper electrode layer, and a composite layer of a diffusion block layer/a seed copper layer/a plated copper layer in the groove for the first level of metal wiring; patterning the upper electrode layer and the composite layer by CMP, to form a memory cell and the first level of metal wiring in the groove in the first dielectric layer; and performing subsequent processes to complete the metal oxide resistive switching memory.Type: GrantFiled: June 30, 2011Date of Patent: May 27, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Hangbing Lv, Ming Liu, Shibing Long, Qi Liu, Yanhua Wang, Jiebin Niu
-
Patent number: 8642989Abstract: A Resistive Random Access Memory (RRAM) cell and a memory are disclosed. In one embodiment, the RRAM cell comprises a two-state resistor and a resistive switching memory cell connected in series. The two-state resistor can supply relatively large currents under both positive and negative voltage polarities. As a result, it is possible to reduce leakage paths in a crossbar array of memory cells, and thus to suppress reading crosstalk.Type: GrantFiled: October 13, 2011Date of Patent: February 4, 2014Assignee: Institute of Microeletronics, Chinese Academy of SciencesInventors: Qi Liu, Ming Liu, Shibing Long, Hangbing Lv
-
Publication number: 20130119341Abstract: A Resistive Random Access Memory (RRAM) cell and a memory are disclosed. In one embodiment, the RRAM cell comprises a two-state resistor and a resistive switching memory cell connected in series. The two-state resistor can supply relatively large currents under both positive and negative voltage polarities. As a result, it is possible to reduce leakage paths in a crossbar array of memory cells, and thus to suppress reading crosstalk.Type: ApplicationFiled: October 13, 2011Publication date: May 16, 2013Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qi Liu, Ming Liu, Shibing Long, Hangbing Lv
-
Publication number: 20120305883Abstract: The present disclosure relates to the microelectronics field, and particularly, to a metal oxide resistive switching memory and a method for manufacturing the same. The method may comprise: forming a W-plug lower electrode above a MOS device; sequentially forming a cap layer, a first dielectric layer, and an etching block layer on the W-plug lower electrode; etching the etching block layer, the first dielectric layer, and the cap layer to form a groove for a first level of metal wiring; sequentially forming a metal oxide layer, an upper electrode layer, and a composite layer of a diffusion block layer/a seed copper layer/a plated copper layer in the groove for the first level of metal wiring; patterning the upper electrode layer and the composite layer by CMP, to form a memory cell and the first level of metal wiring in the groove in the first dielectric layer; and performing subsequent processes to complete the metal oxide resistive switching memory.Type: ApplicationFiled: June 30, 2011Publication date: December 6, 2012Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Hangbing Lv, Ming Liu, Shibing Long, Qi Liu, Yanhua Wang, Jiebin Niu