Patents by Inventor Hansel Collins
Hansel Collins has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7173468Abstract: A delay line includes a delay chain consisting of series-connected NAND gate delay stages with a delayed output signal extracted from the final delay stage. Tap decode gates are preferably used to “inject” the input signal to be delayed into the delay chain using one input of the NAND gate delay stage, referred to as an “injection point.” The desired delay is achieved by selecting an injection point relative to the final delay stage, or exit point, of the delay chain. Selection of an injection point is provided by the binary decode of a tap address that activates the injection NAND gate delay stage, allowing the injected signal to propagate from the activated injection point to the exit point of the delay chain.Type: GrantFiled: September 27, 2004Date of Patent: February 6, 2007Assignee: Synopsys, Inc.Inventors: Hansel A. Collins, John E. Linstadt
-
Publication number: 20060066372Abstract: A delay line includes a delay chain consisting of series-connected NAND gate delay stages with a delayed output signal extracted from the final delay stage. Tap decode gates are preferably used to “inject” the input signal to be delayed into the delay chain using one input of the NAND gate delay stage, referred to as an “injection point.” The desired delay is achieved by selecting an injection point relative to the final delay stage, or exit point, of the delay chain. Selection of an injection point is provided by the binary decode of a tap address that activates the injection NAND gate delay stage, allowing the injected signal to propagate from the activated injection point to the exit point of the delay chain.Type: ApplicationFiled: September 27, 2004Publication date: March 30, 2006Inventors: Hansel Collins, John Linstadt
-
Publication number: 20050229049Abstract: A system performs a two-step skew compensation procedure by first correcting for any phase error alignment between a parallel link clock and data signal edges of each data channel, thereby allowing the received data bits to be correctly sampled. Then, a second step is performed to “word-align” the bits into the original format, which is accomplished with a Skew Synchronizing Marker (SSM) byte in a data FIFO of each data channel. The SSM byte is transmitted on each data channel and terminates the skew compensation procedure. When the SSM byte is detected by logic in the data FIFO of each data channel, the data FIFO employs the SSM byte to initialize the read and write pointers to properly align the output data.Type: ApplicationFiled: June 9, 2005Publication date: October 13, 2005Inventor: Hansel Collins
-
Patent number: 6907552Abstract: A system performs a two-step skew compensation procedure by first correcting for any phase error alignment between a parallel link clock and data signal edges of each data channel, thereby allowing the received data bits to be correctly sampled. Then, a second step is performed to “word-align” the bits into the original format, which is accomplished with a Skew Synchronizing Marker (SSM) byte in a data FIFO of each data channel. The SSM byte is transmitted on each data channel and terminates the skew compensation procedure. When the SSM byte is detected by logic in the data FIFO of each data channel, the data FIFO employs the SSM byte to initialize the read and write pointers to properly align the output data.Type: GrantFiled: August 29, 2001Date of Patent: June 14, 2005Assignee: TriCN Inc.Inventor: Hansel A. Collins
-
Patent number: 6680636Abstract: A clock edge placement circuit for implementing source synchronous communication between integrated circuit devices. The clock edge placement circuit includes a delay line having an input to receive a clock signal from an external clock source. A corresponding output is included to provide the clock signal to external logic elements. The delay line structure adapted to add a propagation delay to the input, wherein the propagation delay is sized such that the phase of the clock signal is adjusted to control synchronous sampling by the external logic elements. The delay line is adapted to dynamically adjust the delay such that the phase of the clock signal at the output remains adjusted to control synchronous sampling by the external logic as variables affecting the phase of the clock signal change over time. A series of taps are included within the delay line. The delay line uses the series of taps to add a variable delay for adjusting the phase of the clock signal.Type: GrantFiled: March 31, 2000Date of Patent: January 20, 2004Assignee: Silicon Graphics, Inc.Inventors: David Parry, Hansel Collins, Paul Everhardt
-
Publication number: 20030046618Abstract: A system performs a two-step skew compensation procedure by first correcting for any phase error alignment between a parallel link clock and data signal edges of each data channel, thereby allowing the received data bits to be correctly sampled. Then, a second step is performed to “word-align” the bits into the original format, which is accomplished with a Skew Synchronizing Marker (SSM) byte in a data FIFO of each data channel. The SSM byte is transmitted on each data channel and terminates the skew compensation procedure. When the SSM byte is detected by logic in the data FIFO of each data channel, the data FIFO employs the SSM byte to initialize the read and write pointers to properly align the output data.Type: ApplicationFiled: August 29, 2001Publication date: March 6, 2003Inventor: Hansel A. Collins
-
Patent number: 5790612Abstract: The present invention incorporates a variable delay circuit to add delay to a clock signal. In a preferred embodiment of the present invention, the delay is determined and fixed by a circuit employing the concept of a lock-and-leave circuit. This has the effect of fine tuning the delay determined by the lock-and-leave circuit. Mode bits allow a user to control the rate at which fine tuning occurs. Three update rates are provided in a preferred embodiment of the present invention. They are slow, medium, and fast.Type: GrantFiled: February 29, 1996Date of Patent: August 4, 1998Assignee: Silicon Graphics, Inc.Inventors: David P. Chengson, Hansel A. Collins, Edward C. Priest, Scott W. Alvarez
-
Patent number: 5652861Abstract: A memory system for a digital computer has first and second memory modules having differing numbers of independently-accessible banks and unlike capacities. The digital computer also has an addressing arrangement that employs horizontal stacking for interleaving together the banks of both the first and second memory modules, such that the first memory module is interleaved to a first level and the second memory module to a second, different level. The invention also embraces a method of interleaving the memory system employing horizontal stacking. In usual applications, horizontal stacking permits the memory system to be interleaved to a higher level than that achieved by conventional vertical stacking schemes.Type: GrantFiled: July 26, 1996Date of Patent: July 29, 1997Assignee: Digital Equipment CorporationInventors: David T. Mayo, David W. Hartwell, Hansel A. Collins
-
Patent number: 5581454Abstract: A DC-to-DC voltage convertor is made up of a capacitor array having plural capacitor elements (C.sub.p1, C.sub.p2, C.sub.p3) and a plurality of switches (S2 . . . S10) which are switchable between at least two states. When the switches are switched in the first state, the capacitor elements are connected in series, and when the switches are connected in the second state, the capacitor elements are connected in parallel. The DC-to-DC voltage convertor may be configured as a step-down convertor (FIG. 2a) or a step-up convertor (FIG. 2b).Type: GrantFiled: November 22, 1994Date of Patent: December 3, 1996Inventor: Hansel Collins
-
Patent number: 5412788Abstract: A memory management and arbitration technique that reduces system bus contention by eliminating memory bank conflicts employs a restrictive, distributive memory-arbitration scheme, and an improved address decoder for decoding addresses of software reconfigurable memory. In the memory-arbitration scheme, each commander node desiring access to a particular memory bank first determines whether that memory bank is "available" before initiating access to that memory bank, with the determination being made before requesting control of the system bus. A memory bank is "available" if it was not accessed during a predetermined number (e.g., two) of the immediately previously-occurring arbitrations for the system bus. The address decoder includes a mapping register that stores information concerning the addresses assigned to, and the structure of, the memory module. The address decoder also has an address/range decoder section, an interleaved decoder section, and a bank decoder section.Type: GrantFiled: April 16, 1992Date of Patent: May 2, 1995Assignee: Digital Equipment CorporationInventors: Hansel A. Collins, David W. Hartwell
-
Patent number: 5369640Abstract: A remote delay regulator circuit measures the effects of intrinsic propagation delays experienced by a system clock signal propagating through an extended clock distribution path that encompasses a clock repeater chip, a module transmission network and a clock distribution network of an integrated circuit (IC) chip associated with a clock repeater chip. Circuits of the remote delay regulator are contained on the repeater chip and on the associated IC chip. Delay measurement of the remote IC clock distribution network is provided by sensing the clock signal at the beginning of the network using a BEFORE sense tap and at the end of the network using an AFTER sense tap. The BEFORE and AFTER sense taps are routed to a signal generation circuit on the repeater chip where measurement signals are generated that define the beginning and end of a measurement cycle.Type: GrantFiled: April 16, 1993Date of Patent: November 29, 1994Assignee: Digital Equipment CorporationInventors: Richard B. Watson, Russell Iknaian, Hansel A. Collins
-
Patent number: 5313623Abstract: Methods and apparatus for immunizing dynamic random access memory (DRAM) modules in the data processing system against data loss from transitions that occur with memory mode switching during the scan operation and permitting normal operations to be performed on the memory modules regardless of the state of the system clocks.Type: GrantFiled: July 3, 1990Date of Patent: May 17, 1994Assignee: Digital Equipment CorporationInventors: Kumar Chinnaswamy, Hansel A. Collins, Michael B. Evans, Timothy P. Fissette, Michael A. Gagliardo, John J. Lynch, James E. Tessari
-
Patent number: 5309035Abstract: An "absolute" delay regulator of a clock repeater chip performs a precise measurement of the propagation delay of a clock signal and adjusts that delay so as to maintain a fixed-phase relationship with an input clock signal. A replica loop accurately replicates the internal path and external loading, including input and output buffers, of the chip. The output of the replica loop drives a delay line whose tapped outputs provide an absolute delay measurement. Results of the measurement are decoded and used to select an appropriate tap to another delay line used to insert a desired amount of delay to an output clock signal.Type: GrantFiled: April 30, 1993Date of Patent: May 3, 1994Assignee: Digital Equipment CorporationInventors: Richard B. Watson, Jr., Hansel A. Collins, Russell Iknaian
-
Patent number: 5272390Abstract: An "absolute" delay regulator of a clock repeater chip performs a precise measurement of the propagation delay of a clock signal and adjusts that delay so as to maintain a fixed-phase relationship with an input clock signal. A replica loop accurately replicates the internal path and external loading, including input and output buffers, of the chip. The output of the replica loop drives a delay line whose tapped outputs provide an absolute delay measurement. Results of the measurement are decoded and used to select an appropriate tap to another delay line used to insert a desired amount of delay to an output clock signal.Type: GrantFiled: September 23, 1991Date of Patent: December 21, 1993Assignee: Digital Equipment CorporationInventors: Richard B. Watson, Jr., Hansel A. Collins, Russell Iknaian
-
Patent number: 5255381Abstract: Methods and apparatus for immunizing dynamic random access memory (DRAM) modules in the data processing system against data loss from transitions that occur with memory mode switching during the scan operation and permitting normal operations to be performed on the memory modules regardless of the state of the system clocks.Type: GrantFiled: September 14, 1990Date of Patent: October 19, 1993Assignee: Digital Equipment CorporationInventors: Kumar Chinnaswamy, Hansel A. Collins, Michael B. Evans, Timothy P. Fissette, Michael A. Gagliardo, John J. Lynch, James E. Tessari
-
Patent number: 5033048Abstract: A method and apparatus for testing each memory location of a memory device, the method comprising the steps of: generating each of the memory addresses corresponding to each memory location in a pseudo-random order; generating a pseudo-random series of data words; storing one of the data words at each memory location; reading each data word back from memory; regenerating the series of data words; and comparing each read data word to the corresponding regenerated data word. The invention features generating and storing a second series of data words, each data word being inverse of the data words in the first series. The second series of data words are read from memory and compared to regenerated data. The invention also features a novel linear feedback shift register for generating the pseudo-random memory addresses and can generate the address zero. An accumulating register is utilized to store the approximate location of malfunctioning memory locations.Type: GrantFiled: April 19, 1990Date of Patent: July 16, 1991Assignee: Digital Equipment CorporationInventors: Donald C. Pierce, Edward H. Utzig, Robert N. Crouse, Noreen Hession, Donald W. Smelser, Hansel A. Collins