Patents by Inventor Haoli Qian
Haoli Qian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942730Abstract: Active cables and communication methods can provide data path redundancy with power sharing. In one illustrative cable implementation, the cable includes a first connector with contacts to supply power to circuitry in the first connector; a second connector with contacts to supply power to a component of the circuitry in the first connector via a first connection that prevents reverse current flow; and a third connector with contacts to supply power to the same component via a second connection that prevents reverse current flow. An illustrative method implementation includes: using contacts of a first connector to supply power to circuitry in the first connector; and using contacts in each of multiple redundant connectors to supply power to a component of said circuitry in the first connector via a corresponding diodic or switched connection that prevents reverse current flow.Type: GrantFiled: July 14, 2021Date of Patent: March 26, 2024Assignee: Credo Technology Group LimitedInventors: Baohua Chen, Haoli Qian, Sheng Huang, Donald Barnetson
-
Publication number: 20230403183Abstract: Receivers and receiving methods having maximum likelihood sequence detection with pseudo partial response equalization. One illustrative receiver includes: a feedforward equalizer that produces an equalized receive signal by diminishing a receive signal's intersymbol interference; a decision element that derives initial symbol decisions from samples of the equalized receive signal; and a filter that applies a partial response to the equalized receive signal or to an equalization error signal to produce input for a maximum likelihood sequence detector (MLSD). The MLSD may be a reduced complexity detector that derives a final sequence of symbol decisions by evaluating state metrics only for each initial symbol decision and its competing symbol decision.Type: ApplicationFiled: June 10, 2022Publication date: December 14, 2023Applicant: CREDO TECHNOLOGY GROUP LIMITEDInventors: YU LIAO, JUNQING PHIL SUN, HAOLI QIAN
-
Publication number: 20230394003Abstract: Cable designs and methods are provided herein to enable remote end access to active cable controllers for monitoring and upgrade operations. One illustrative network cable design includes: a first end connector configured to couple with a first host port and a second end connector configured to couple with a second host port, each of the first and second end connectors configured to convey a data stream in each direction via optical or electrical conductors connected between the first and second end connectors; a controller and a powered transceiver circuit included in the first end connector, the controller operable to configure operation of the powered transceiver circuit; and electrical contacts in the second end connector for a management bus to convey information from the second host port to the controller in the first end connector.Type: ApplicationFiled: June 2, 2022Publication date: December 7, 2023Applicant: CREDO TECHNOLOGY GROUP LTDInventors: Haoli Qian, EVAN LIN, Sheng Huang, Donald Barnetson
-
Patent number: 11831475Abstract: Receivers and receiving methods having maximum likelihood sequence detection with pseudo partial response equalization. One illustrative receiver includes: a feedforward equalizer that produces an equalized receive signal by diminishing a receive signal's intersymbol interference; a decision element that derives initial symbol decisions from samples of the equalized receive signal; and a filter that applies a partial response to the equalized receive signal or to an equalization error signal to produce input for a maximum likelihood sequence detector (MLSD). The MLSD may be a reduced complexity detector that derives a final sequence of symbol decisions by evaluating state metrics only for each initial symbol decision and its competing symbol decision.Type: GrantFiled: June 10, 2022Date of Patent: November 28, 2023Assignee: Credo Technology Group LimitedInventors: Yu Liao, Junqing Phil Sun, Haoli Qian
-
Publication number: 20230254188Abstract: Accordingly, there are disclosed herein receivers and receiving methods that provide a graceful transition from PAM2 to PAM4 signaling. One illustrative method includes: negotiating a link speed having PAM4 signaling; performing adaption of at least one gain or filter coefficient during PAM2 signaling; switching to PAM4 detection before receiving PAM4 signaling; disabling said adaptation before said switching to PAM4 detection; detecting PAM4 signaling using at least one statistic of detected PAM4 symbols; and enabling said adaptation after PAM4 signaling is detected. Another illustrative method includes: negotiating a link speed having PAM4 signaling; adapting at least one of gain and filter coefficients during PAM2 signaling; monitoring for a change in at least one signal characteristic while performing PAM2 detection; and transitioning to PAM4 detection after detecting said change.Type: ApplicationFiled: February 10, 2022Publication date: August 10, 2023Applicant: CREDO TECHNOLOGY GROUP LTDInventors: FANG CAI, JUNQING (PHIL) SUN, HAOLI QIAN
-
Patent number: 11646959Abstract: Active Ethernet cables that provide data path redundancy. One illustrative cable embodiment includes a first connector connected to each of a second and third connectors, the first connector including a multiplexer that couples a data stream from a selectable one of the second and third connectors to an output of the first connector. One illustrative method embodiment includes: producing from an output of a first connector a data stream from a currently selected one of multiple redundant connectors; monitoring the data stream for a fault associated with the currently selected one of multiple redundant connectors; and responsive to detecting said fault, producing from the output of the first connector a data stream from a different selected one of the multiple redundant connectors.Type: GrantFiled: July 20, 2020Date of Patent: May 9, 2023Assignee: Credo Technology Group LimitedInventors: Haoli Qian, Calvin Xiong Fang, William Brennan, Jeffrey Twombly
-
Patent number: 11616576Abstract: Transmit-side equalization is disclosed for network devices and network communications methods employing onboard/co-packaged optics. An illustrative network device includes a substrate having a host device IC (integrated circuit) and an optical module IC connected by a short-reach link. The optical module IC having a transmit chain includes a CTLE (continuous time linear equalizer) to at least partly compensate for a channel response of the short-reach link, and a driver that amplifies an output of the CTLE for a photoemitter that couples to an optical fiber.Type: GrantFiled: July 7, 2021Date of Patent: March 28, 2023Assignee: CREDO TECHNOLOGY GROUP LTDInventors: Junqing Sun, Haoli Qian
-
Patent number: 11570024Abstract: Equalization methods and equalizers employing discrete-time filters are provided with dynamic perturbation effect based adaptation. Tap coefficient values may be individually perturbed during the equalization process and the effects on residual ISI monitored to estimate gradient components or rows of a difference matrix. The gradient or difference matrix components may be assembled and filtered to obtain components suitable for calculating tap coefficient updates with reduced adaptation noise. The dynamic perturbation effect based updates may be interpolated with precalculated perturbation effect based updates to enable faster convergence with better accommodation of analog component performance changes attributable to variations in process, supply voltage, and temperature.Type: GrantFiled: November 1, 2021Date of Patent: January 31, 2023Assignee: CREDO TECHNOLOGY GROUP LIMITEDInventors: Fang Cai, Junqing (Phil) Sun, Haoli Qian
-
Publication number: 20230010441Abstract: Transmit-side equalization is disclosed for network devices and network communications methods employing onboard/co-packaged optics. An illustrative network device includes a substrate having a host device IC (integrated circuit) and an optical module IC connected by a short-reach link. The optical module IC having a transmit chain includes a CTLE (continuous time linear equalizer) to at least partly compensate for a channel response of the short-reach link, and a driver that amplifies an output of the CTLE for a photoemitter that couples to an optical fiber.Type: ApplicationFiled: July 7, 2021Publication date: January 12, 2023Applicant: CREDO TECHNOLOGY GROUP LTDInventors: JUNQING (PHIL) SUN, HAOLI QIAN
-
Publication number: 20220385000Abstract: Active cables and communication methods can provide data path redundancy with power sharing. In one illustrative cable implementation, the cable includes a first connector with contacts to supply power to circuitry in the first connector; a second connector with contacts to supply power to a component of the circuitry in the first connector via a first connection that prevents reverse current flow; and a third connector with contacts to supply power to the same component via a second connection that prevents reverse current flow. An illustrative method implementation includes: using contacts of a first connector to supply power to circuitry in the first connector; and using contacts in each of multiple redundant connectors to supply power to a component of said circuitry in the first connector via a corresponding diodic or switched connection that prevents reverse current flow.Type: ApplicationFiled: July 14, 2021Publication date: December 1, 2022Applicant: CREDO TECHNOLOGY GROUP LTDInventors: Baohua Chen, Haoli Qian, Sheng Huang, Donald Barnetson
-
Patent number: 11451262Abstract: An illustrative spread spectrum clocking (SSC) converter includes: a deserializer to receive a data stream with an unmodulated clock; a memory coupled to the deserializer to buffer the data stream; and a serializer coupled to the memory to retransmit the data stream with a spread spectrum clock. One illustrative conversion method, which may be implemented on a monolithic integrated circuit device, includes: receiving a data stream from an external transmitter in an unmodulated clock domain; storing the data stream in a buffer; and retransmitting the data stream with a spread spectrum clock. Such converters and methods may be employed in an illustrative system having: a test module to generate test data streams and to analyze result data streams for verifying operation of one or more devices under test in a spread spectrum clock domain as the test module operates in an unmodulated clock domain.Type: GrantFiled: March 25, 2021Date of Patent: September 20, 2022Assignee: Credo Technology Group LimitedInventors: Yifei Dai, Haoli Qian
-
Publication number: 20220286159Abstract: An illustrative spread spectrum clocking (SSC) converter includes: a deserializer to receive a data stream with an unmodulated clock; a memory coupled to the deserializer to buffer the data stream; and a serializer coupled to the memory to retransmit the data stream with a spread spectrum clock. One illustrative conversion method, which may be implemented on a monolithic integrated circuit device, includes: receiving a data stream from an external transmitter in an unmodulated clock domain; storing the data stream in a buffer; and retransmitting the data stream with a spread spectrum clock. Such converters and methods may be employed in an illustrative system having: a test module to generate test data streams and to analyze result data streams for verifying operation of one or more devices under test in a spread spectrum clock domain as the test module operates in an unmodulated clock domain.Type: ApplicationFiled: March 25, 2021Publication date: September 8, 2022Applicant: Credo Technology Group LimitedInventors: Yifei DAI, Haoli QIAN
-
Patent number: 11424968Abstract: Disclosed retimer modules and methods enable equalizer training during link speed negotiation. One illustrative retimer module includes: an analog to digital converter that uses a sampling clock to digitize a receive signal; an equalizer that converts the digitized receive signal into an equalized signal; a decision element that derives a receive symbol stream from the equalized signal; and a clock recovery module that derives the sampling clock based at least in part on an equalization error of the equalized signal, the sampling clock having a frequency with a range including a baud rate of the receive signal at a first supported speed and including a frequency not less than twice the baud rate of the receive signal at a second supported speed.Type: GrantFiled: June 10, 2021Date of Patent: August 23, 2022Assignee: Credo Technology Group LimitedInventors: Junqing Sun, Fang Cai, Hung-Yi Chen, Haoli Qian
-
Patent number: 11356302Abstract: An illustrative digital communications method includes: filtering a receive signal to provide a filtered receive signal; deriving symbol decisions from the filtered receive signal; detecting a baud rate of the receive signal; adapting one or more coefficients of the filter if the baud rate is above a predetermined rate; and inhibiting coefficient adaptation if the baud rate is below the predetermined rate. The method may be implemented in a receiver having: a filter to convert a receive signal into a filtered receive signal; a decision element coupled to the filter to derive symbol decisions; a baud rate detector to detect a baud rate of the receive signal; and an adaptation module to adapt one or more coefficients of the filter if the baud rate is above a predetermined rate, the baud rate detector inhibiting adaptation if the baud rate is below the predetermined rate.Type: GrantFiled: November 30, 2020Date of Patent: June 7, 2022Assignee: Credo Technology Group LimitedInventors: Junqing Sun, Haoli Qian
-
Publication number: 20220173941Abstract: An illustrative digital communications method includes: filtering a receive signal to provide a filtered receive signal; deriving symbol decisions from the filtered receive signal; detecting a baud rate of the receive signal; adapting one or more coefficients of the filter if the baud rate is above a predetermined rate; and inhibiting coefficient adaptation if the baud rate is below the predetermined rate. The method may be implemented in a receiver having: a filter to convert a receive signal into a filtered receive signal; a decision element coupled to the filter to derive symbol decisions; a baud rate detector to detect a baud rate of the receive signal; and an adaptation module to adapt one or more coefficients of the filter if the baud rate is above a predetermined rate, the baud rate detector inhibiting adaptation if the baud rate is below the predetermined rate.Type: ApplicationFiled: November 30, 2020Publication date: June 2, 2022Applicant: Credo Technology Group LimitedInventors: Junqing SUN, Haoli QIAN
-
Patent number: 11349704Abstract: An illustrative embodiment of a disclosed physical layer interface device includes: a first transmitter and a first receiver for a primary data path; a second transmitter and a second receiver for a secondary data path; a third transmitter and a third receiver for a non-redundant data path; and a multiplexer. The third receiver is coupled to provide a data stream received from the non-redundant data path concurrently to the first and second transmitters, and the multiplexer provides the third transmitter with a selected one of the data stream received via the primary data path and the data stream received via the secondary data path. Disclosed network switch embodiments employ the illustrative physical layer interface to provide internal or external data path redundancy for traffic handled by the network switch.Type: GrantFiled: June 17, 2020Date of Patent: May 31, 2022Assignee: Credo Technology Group LimitedInventors: Calvin Xiong Fang, Haoli Qian, Ashwin Upadhya
-
Patent number: 11347476Abstract: Digital filters and filtering methods may employ truncation, internal rounding, and/or approximation in a summation circuit that combines multiple sets of bit products arranged by bit weight. One illustrative digital filter includes: a summation circuit coupled to multiple partial product circuits. Each partial product circuit is configured to combine bits of a filter coefficient with bits of a corresponding signal sample to produce a set of partial products. The summation circuit produces a filter output using a carry-save adder (“CSA”) tree that combines the partial products from the multiple partial product circuits into bits for two addends. The CSA tree has multiple lanes of adders, each lane being associated with a corresponding bit weight. The adders in one or more of the lanes associated with least significant bits of the filter output are approximate adders that trade accuracy for simpler implementation.Type: GrantFiled: October 9, 2020Date of Patent: May 31, 2022Assignee: Credo Technology Group LimitedInventors: Tianchen Luo, Junqing Sun, Haoli Qian
-
Patent number: 11309995Abstract: Digital communication transmitters, systems, and methods can introduce skew into parallel transmission channels to enhance the performance of forward error correction (FEC) decoders. One illustrative serializer-deserializer (SerDes) transmitter embodiment includes: a block code encoder configured to convert a sequence of input data blocks into a sequence of encoded data blocks; a demultiplexer configured to distribute code symbols from the sequence of encoded data blocks to multiple lanes in a cyclical fashion, the multiple lanes corresponding to parallel transmission channels; a skewer configured to buffer the multiple lanes to provide respective lane delays, the lane delays differing from each other by no less than half an encoded data block period; and multiple drivers, each driver configured to transmit code symbols from one of said multiple lanes on a respective one of said parallel transmission channels.Type: GrantFiled: February 18, 2020Date of Patent: April 19, 2022Assignee: CREDO TECHNOLOGY GROUP LIMITEDInventors: Junqing Sun, Haoli Qian
-
Publication number: 20220113939Abstract: Digital filters and filtering methods may employ truncation, internal rounding, and/or approximation in a summation circuit that combines multiple sets of bit products arranged by bit weight. One illustrative digital filter includes: a summation circuit coupled to multiple partial product circuits. Each partial product circuit is configured to combine bits of a filter coefficient with bits of a corresponding signal sample to produce a set of partial products. The summation circuit produces a filter output using a carry-save adder (“CSA”) tree that combines the partial products from the multiple partial product circuits into bits for two addends. The CSA tree has multiple lanes of adders, each lane being associated with a corresponding bit weight. The adders in one or more of the lanes associated with least significant bits of the filter output are approximate adders that trade accuracy for simpler implementation.Type: ApplicationFiled: October 9, 2020Publication date: April 14, 2022Applicant: Credo Technology Group LimitedInventors: Tianchen LUO, Junqing SUN, Haoli QIAN
-
Patent number: 11300613Abstract: A method of assessing the ability of one or more multi-die circuit elements to tolerate the presence of jitter in intra-package. The method includes: providing a first die having a set of transmitters for digital communications, the set of transmitters comprising a first transmitter and a second transmitter; providing a second die having a set of receivers for digital communications; providing a performance monitor; coupling, using an intra-package trace, a first transmit signal from the first transmitter to a receiver of the set of receivers; coupling a second transmit signal from the second transmitter to an external pin; supplying an input signal that induces jitter in the first and second transmit signals; measuring jitter in the second transmit signal via the external pin; and determining, using the performance monitor, a performance characteristic of the second die.Type: GrantFiled: September 16, 2020Date of Patent: April 12, 2022Assignee: Credo Technology Group LimitedInventors: Arshan Aga, Haoli Qian, Junqing Sun, James Bartenslager