Patents by Inventor Hari Bilash Dubey
Hari Bilash Dubey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240128974Abstract: Signal routing and EMIR requirements are causing increased demand for metal resources. The cost of metal resources is also an issue. The design and sign-off of on-chip drivers for driving signals from one chip location to another is complicated by requirements for power integrity and signal routing. This disclosure addresses routing resource bottlenecks and power requirements by introducing a low power driver useable in a high speed SERDES scheme. A voltage clipping high speed and low swing driver is disclosed. Threshold switching voltage of the transmitted signal is controlled by a process and temperature compensated biasing scheme. A reference voltage generation circuitry along with a simple receiver demonstrates the capability of this receiver. This transceiver scheme can be used on an on-chip or off-chip SERDES application to send/receive low speed signals serially. Use of this novel technique addresses the metal resource issue along with EMIR and SIPI requirements.Type: ApplicationFiled: October 12, 2022Publication date: April 18, 2024Inventor: Hari Bilash DUBEY
-
Patent number: 11881884Abstract: Receiver circuitry for an input/output device includes first stage circuitry and second stage. The first stage circuitry has a first input to receive an input signal, voltage adjustment circuitry, and differential amplifier circuitry. The first stage circuitry is coupled to the first input and has a transistor pair to receive the input signal, and adjust a voltage value of the input signal to generate an adjusted signal. The differential amplifier circuitry receives the adjusted signal and a reference signal, and generates a first differential signal and a second differential signal. The second stage circuitry receives the first differential signal and the second differential signal, and generates an output signal based on the first differential signal and the second differential signal.Type: GrantFiled: March 18, 2022Date of Patent: January 23, 2024Assignee: XILINX, INC.Inventors: Hari Bilash Dubey, Lanka Sasi Rama Subrahmanyam
-
Patent number: 11777489Abstract: A disclosed circuit arrangement detects the supply voltage level to the “device” (SoC, chip, SiP, etc.) and adjusts bias voltages to receiver and transmitter circuits of the device to levels suitable for the device in response to the supply voltage ramping-up during a power-on reset (“POR”) sequence. The circuitry holds the receiver output at a constant logic value while the supply voltage is ramping up and the POR signal is asserted. The disclosed circuitry also protects the transceiver as the voltage domain of the input signal is unknown and the voltage between any two terminals of a transistor of the transceiver cannot exceed a certain level.Type: GrantFiled: May 18, 2022Date of Patent: October 3, 2023Assignee: XILINX, INC.Inventors: Hari Bilash Dubey, Milind Goel, Venkata Siva Satya Prasad Babu Akurathi, Sabarathnam Ekambaram, Sasi Rama Subrahmanyam Lanka
-
Publication number: 20230299802Abstract: Receiver circuitry for an input/output device includes first stage circuitry and second stage. The first stage circuitry has a first input to receive an input signal, voltage adjustment circuitry, and differential amplifier circuitry. The first stage circuitry is coupled to the first input and has a transistor pair to receive the input signal, and adjust a voltage value of the input signal to generate an adjusted signal. The differential amplifier circuitry receives the adjusted signal and a reference signal, and generates a first differential signal and a second differential signal. The second stage circuitry receives the first differential signal and the second differential signal, and generates an output signal based on the first differential signal and the second differential signal.Type: ApplicationFiled: March 18, 2022Publication date: September 21, 2023Inventors: Hari Bilash DUBEY, Lanka Sasi Rama SUBRAHMANYAM
-
Patent number: 11750185Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: GrantFiled: September 22, 2021Date of Patent: September 5, 2023Assignee: XILINX, INC.Inventors: Siva Charan Nimmagadda, Xiaobao Wang, Vinit Shah, Sabarathnam Ekambaram, Hari Bilash Dubey
-
Patent number: 11664800Abstract: A circuit for implementing an input/output connection in an integrated circuit device is described. The circuit comprises a pull-up circuit comprising a first plurality of transistors coupled in series, wherein a gate of a first transistor of the first plurality of transistors is configured to receive a first dynamic bias signal; a pull-down circuit comprising a second plurality of transistors coupled in series, the pull-down circuit being coupled to the pull-up circuit at an output node, wherein a gate of a first transistor of the second plurality of transistors is configured to receive a second dynamic bias signal; and an input/output contact coupled to the output node. A circuit for implementing an input/output connection in an integrated circuit device including a splitter circuit for receiving an input signal on an input pad is also described. A method of implementing an input/output connection in an integrated circuit device is also described.Type: GrantFiled: July 15, 2019Date of Patent: May 30, 2023Assignee: XILINX, INC.Inventors: VSS Prasad Babu Akurathi, Sabarathnam Ekambaram, Sasi Rama S. Lanka, Hari Bilash Dubey, Milind Goel
-
Publication number: 20230086781Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: ApplicationFiled: September 22, 2021Publication date: March 23, 2023Inventors: Siva Charan NIMMAGADDA, Xiaobao WANG, Vinit SHAH, Sabarathnam EKAMBARAM, Hari Bilash DUBEY
-
Patent number: 11581888Abstract: A power-on reset circuit with reduced detection time. One example power-on reset circuit generally includes a voltage sensing circuit having an input coupled to a first power supply rail; a variable resistance component having a control input coupled to an output of the voltage sensing circuit and having a first terminal coupled to the first power supply rail; and an amplitude detection circuit having a first input coupled to the first power supply rail and having a second input coupled to a second terminal of the variable resistance component, the amplitude detection circuit being configured to generate a power-on reset signal at an output of the amplitude detection circuit based on a difference between a first voltage of the first power supply rail and a second voltage at the second terminal of the variable resistance component.Type: GrantFiled: December 17, 2021Date of Patent: February 14, 2023Assignee: XILINX, INC.Inventor: Hari Bilash Dubey
-
Patent number: 10608618Abstract: A method, non-transitory computer readable medium, and circuit for wide range voltage translation using monostable multi-vibrator feedback are disclosed. The circuit includes a bias generation segment and a voltage translator to shift a voltage level of a signal from a first voltage domain of a digital system to a second voltage domain of the digital system. The bias generation segment is configured to detect a voltage range of the second voltage domain and to configure the voltage translator responsive to the voltage range. The voltage translator is configured to directly shift the voltage level of the signal to the second voltage domain. The second voltage domain has voltage levels that are higher than a maximum voltage that can be tolerated by transistors in the digital system.Type: GrantFiled: June 28, 2018Date of Patent: March 31, 2020Assignee: XILINX, INC.Inventors: Sabarathnam Ekambaram, Milind Goel, Hari Bilash Dubey
-
Patent number: 10484041Abstract: An example receiver includes: a pad splitter circuit coupled to a pad, the pad splitter circuit configured to generate a first logic signal and a second logic signal; a wide-range receiver coupled to the pad splitter circuit to receive the first and second logic signals, the wide-range receiver comprising a combination of a first Schmitt trigger receiver and a second Schmitt trigger receiver; a control circuit coupled to the pad splitter circuit and the wide-range receiver; and a bias generator circuit coupled to the pad splitter circuit and the wide-range receiver.Type: GrantFiled: September 13, 2017Date of Patent: November 19, 2019Assignee: XILINX, INC.Inventors: Sabarathnam Ekambaram, VSS Prasad Babu Akurathi, Milind Goel, Hari Bilash Dubey
-
Publication number: 20190081656Abstract: An example receiver includes: a pad splitter circuit coupled to a pad, the pad splitter circuit configured to generate a first logic signal and a second logic signal; a wide-range receiver coupled to the pad splitter circuit to receive the first and second logic signals, the wide-range receiver comprising a combination of a first Schmitt trigger receiver and a second Schmitt trigger receiver; a control circuit coupled to the pad splitter circuit and the wide-range receiver; and a bias generator circuit coupled to the pad splitter circuit and the wide-range receiver.Type: ApplicationFiled: September 13, 2017Publication date: March 14, 2019Applicant: Xilinx, Inc.Inventors: Sabarathnam Ekambaram, VSS Prasad Babu Akurathi, Milind Goel, Hari Bilash Dubey
-
Patent number: 9998120Abstract: A circuit for shifting an input common mode voltage is described. The circuit comprises a first current path configured to generate a first current between a reference voltage and a ground potential, the first current path having a first output; a second current path configured to generate a second current between the reference voltage and the ground potential, the second current path having a second output; a first bias current control circuit coupled to the first current path and the second current path, wherein the first bias control circuit is configured to receive the input voltage to control the current in the first current path and the second current path; and a second bias current control circuit coupled to the first current path and the second current path, wherein the second bias control circuit is configured to receive the input voltage to control the current in the first current path and the second current path. A method of shifting an input common mode voltage is also described.Type: GrantFiled: March 2, 2017Date of Patent: June 12, 2018Assignee: XILINX, INC.Inventors: Sabarathnam Ekambaram, Hari Bilash Dubey
-
Patent number: 7646234Abstract: An integrated circuit and method of generating a bias signal for a data signal receiver is disclosed. One embodiment provides a replica circuit configured to generate a feedback signal, wherein the replica circuit is a replica of at least a part of a data signal receiver, and wherein the feedback signal depends on a reference signal of the data signal receiver. A compensation circuit is configured to compensate an influence of the reference signal on the feedback signal. An amplifier circuit is configured to generate a bias signal based on the feedback signal, the bias signal being provided to the data signal receiver.Type: GrantFiled: September 20, 2007Date of Patent: January 12, 2010Assignee: Qimonda AGInventor: Hari Bilash Dubey
-
Publication number: 20090080570Abstract: An integrated circuit and method of generating a bias signal for a data signal receiver is disclosed. One embodiment provides a replica circuit configured to generate a feedback signal, wherein the replica circuit is a replica of at least a part of a data signal receiver, and wherein the feedback signal depends on a reference signal of the data signal receiver. A compensation circuit is configured to compensate an influence of the reference signal on the feedback signal. An amplifier circuit is configured to generate a bias signal based on the feedback signal, the bias signal being provided to the data signal receiver.Type: ApplicationFiled: September 20, 2007Publication date: March 26, 2009Applicant: QIMONDA AGInventor: Hari Bilash Dubey
-
Patent number: 7230453Abstract: The present invention provides an output buffer providing multiple voltages including an arrangement of bootstrapping capacitors, and a charge replenishing mechanism which provides continuous pulses to the arrangement of bootstrapping capacitors, thereby, maintaining voltage on the bootstrapping capacitors.Type: GrantFiled: December 22, 2004Date of Patent: June 12, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventor: Hari Bilash Dubey
-
Patent number: 7215152Abstract: A high performance adaptive load output buffer with fast switching of capacitive loads includes a first set of series connected complementary cascode structures having a first output node at the junction of the cascode connected p-channel device, a second output node at the junction of the two cascode structures, and a third output node at the junction of the cascode connected n-channel device. The buffer also may include at least one second set of series connected complementary cascode structures having the control terminal of the p-channel cascode structure of the second set connected to the inverted output from the first output node of first complementary cascode structure. The control terminal of the n-channel cascode structure of the second set may be connected to the inverted output from the third output node of first complementary cascode structure. The common terminal of the second cascode structure may be connected to the second output node of first complementary cascode structure and the output pad.Type: GrantFiled: August 17, 2005Date of Patent: May 8, 2007Assignee: STMicroelectronics PVT Ltd.Inventor: Hari Bilash Dubey
-
Patent number: 7199638Abstract: A high speed voltage level translator having minimum power dissipation and reduced area, specifically in the sub 0.1 micron domain, includes a transistorized arrangement to receive a low voltage input signal and to control current in the translated high level voltage signal. The translator further provides a differential amplifier arrangement for receiving the low level voltage input signal and provides feedback signals to the transistorized arrangement thereby outputting a high level voltage translated signal.Type: GrantFiled: December 20, 2004Date of Patent: April 3, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Hari Bilash Dubey, Anshu Vij
-
Patent number: 7183813Abstract: The present invention provides a Differential Signaling line driver including a pre-emphasis circuit, which boosts the output drive current without any delay whenever there is a transition in the input signal to the driver, using the input signal itself to provide the pre-emphasis through a current steering circuit that switches the direction of drive currents to provide a differential output signal. A delayed signal is then used to disable the pre-emphasis after a short period.Type: GrantFiled: November 10, 2004Date of Patent: February 27, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Sunil Chandra Kasanyal, Hari Bilash Dubey