Patents by Inventor Hari M. Rao
Hari M. Rao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9324404Abstract: Systems and method for reading/sensing data stored in magnetoresistive random access memory (MRAM) cells using magnetically annealed reference cells. A MRAM includes a reference circuit comprising at least one magnetic storage cell, wherein each magnetic storage cell in the MRAM is programmed to the same state. The reference circuit includes a load element coupled to the magnetic storage cell, wherein the load element is configured to establish a reference voltage during a read operation.Type: GrantFiled: January 16, 2014Date of Patent: April 26, 2016Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Xiaochun Zhu
-
Patent number: 9142278Abstract: A first write driver applies a first voltage above a fixed potential to a first terminal. A second write driver applies a second voltage that is higher above the fixed potential than the first voltage to a second terminal. There is at least one magnetic tunnel junction (MTJ) structure coupled at the first terminal at a first side to the first write driver and coupled at the second terminal at a second side to the second write driver. The first side of the MTJ structure receives the first voltage and the second side of the MTJ structure receives a ground voltage to change from a first state to a second state. The second side of the MTJ structure receives the second voltage and the first side of the MTJ structure receives the ground voltage to change from the second state to the first state.Type: GrantFiled: November 11, 2013Date of Patent: September 22, 2015Assignee: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Hari M. Rao, Jung Pill Kim, Seung Hyuk Kang
-
Patent number: 9135974Abstract: A particular method of accessing a multi-port non-volatile memory device includes executing a first memory operation with respect to a first memory cell while executing a second memory operation with respect to a second memory cell. The first memory operation is via a first port and the second memory operation is via a second port. The first memory cell includes a first non-volatile memory that includes a first resistive memory structure. The second memory cell includes a second non-volatile memory that includes a second resistive memory structure. The first memory cell and the second memory cell are each accessible via the first port and the second port.Type: GrantFiled: February 21, 2013Date of Patent: September 15, 2015Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim
-
Patent number: 9014749Abstract: A system and method to initiate a housekeeping operation at a mobile device is disclosed. In a particular embodiment, a method at a mobile device includes modifying a scheduled housekeeping operation in response to determining that the mobile device is in a charging mode.Type: GrantFiled: August 12, 2010Date of Patent: April 21, 2015Assignee: QUALCOMM IncorporatedInventors: Thomas R. Toms, Hari M. Rao, Seung H. Kang, Jung Pill Kim, Jungwon Suh
-
Patent number: 8867258Abstract: A system and method to read and write data at a memory cell that includes multiple non-volatile memories is disclosed. In a particular embodiment, a memory device includes a plurality of memory cells. At least one of the memory cells includes a first non-volatile memory including a first resistive memory element and a second multi-port non-volatile memory including a second resistive memory element. Each of the first non-volatile memory and the second non-volatile memory is accessible via multiple ports.Type: GrantFiled: October 16, 2012Date of Patent: October 21, 2014Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim, Siamack Haghighi
-
Patent number: 8797792Abstract: A memory device includes a magnetic tunnel junction (MTJ) bitcell. The MTJ bitcell includes a first MTJ and a second MTJ. The memory device further includes programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell. The non-reversible state corresponds to a value of the MTJ bitcell that is determined by comparing a first value read at the first MTJ and a second value read at the second MTJ.Type: GrantFiled: September 10, 2013Date of Patent: August 5, 2014Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pil Kim, Seung H. Kang, Xiaochun Zhu, Tae Hyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew Michael Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Patent number: 8787098Abstract: Systems and methods of testing a reference cell in a memory array are disclosed. In a particular embodiment, a method includes coupling a first reference cell of a first reference cell pair of a memory array to a first input of a first sense amplifier of the memory array. The method also includes providing a reference signal to a second input of the first sense amplifier. The reference signal is associated with a second reference cell pair of the memory array.Type: GrantFiled: February 27, 2013Date of Patent: July 22, 2014Assignee: QUALCOMM IncorporatedInventors: Jung Pill Kim, Taehyun Kim, Hari M. Rao
-
Patent number: 8724414Abstract: A system and method to select a reference cell is disclosed. In a particular embodiment, a method is disclosed that includes receiving an address corresponding to a bit cell within a first bank of a memory. The method also includes accessing a second reference cell of a second bank of the memory in response to a first reference cell in the first bank being indicated as bypassed.Type: GrantFiled: February 9, 2010Date of Patent: May 13, 2014Assignee: QUALCOMM IncorporatedInventors: Jung Pill Kim, Tae Hyun Kim, Hari M. Rao
-
Publication number: 20140126284Abstract: Systems and method for reading/sensing data stored in magnetoresistive random access memory (MRAM) cells using magnetically annealed reference cells. A MRAM includes a reference circuit comprising at least one magnetic storage cell, wherein each magnetic storage cell in the MRAM is programmed to the same state. The reference circuit includes a load element coupled to the magnetic storage cell, wherein the load element is configured to establish a reference voltage during a read operation.Type: ApplicationFiled: January 16, 2014Publication date: May 8, 2014Applicant: QUALCOMM IncorporatedInventors: Hari M. Rao, Xiaochun Zhu
-
Patent number: 8675442Abstract: A sacrificial memory bank is added to a block of regular banks in a memory to reduce dynamic power consumption of the memory. The sacrificial bank is accessed by a set of bit lines that is substantially shorter than corresponding bit lines extending through all of the regular memory banks. Memory read and write operations, which are addressed to one of the regular banks, are deliberately redirected to the sacrificial bank having the short bit lines. Tracking circuitry identifies the regular bank that was addressed for each location in the sacrificial bank. Data is moved from the sacrificial bank to a regular bank only when a new write operation does not match the bank of the previous write operation. Dynamic power is reduced because locality of reference causes access to the sacrificial bank without having to access a regular bank for most memory read and write operations.Type: GrantFiled: January 24, 2012Date of Patent: March 18, 2014Assignee: QUALCOMM IncorporatedInventor: Hari M. Rao
-
Publication number: 20140063933Abstract: A first write driver applies a first voltage above a fixed potential to a first terminal. A second write driver applies a second voltage that is higher above the fixed potential than the first voltage to a second terminal. There is at least one magnetic tunnel junction (MTJ) structure coupled at the first terminal at a first side to the first write driver and coupled at the second terminal at a second side to the second write driver. The first side of the MTJ structure receives the first voltage and the second side of the MTJ structure receives a ground voltage to change from a first state to a second state. The second side of the MTJ structure receives the second voltage and the first side of the MTJ structure receives the ground voltage to change from the second state to the first state.Type: ApplicationFiled: November 11, 2013Publication date: March 6, 2014Applicant: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Hari M. Rao, Jung Pill Kim, Seung Hyuk Kang
-
Patent number: 8665638Abstract: Systems and method for reading/sensing data stored in magnetoresistive random access memory (MRAM) cells using magnetically annealed reference cells. A MRAM includes a reference circuit comprising at least one magnetic storage cell, wherein each magnetic storage cell in the MRAM is programmed to the same state. The reference circuit includes a load element coupled to the magnetic storage cell, wherein the load element is configured to establish a reference voltage during a read operation.Type: GrantFiled: July 11, 2011Date of Patent: March 4, 2014Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Xiaochun Zhu
-
Publication number: 20140043924Abstract: Embodiments disclosed include a memory array having a plurality of bit lines and a plurality of source lines disposed in columns. A plurality of word lines is disposed in rows. A plurality of storage elements have a first subset of storage elements electrically decoupled from the memory array and a second subset of storage elements coupled to the memory array. The memory array further includes a plurality of bit cells, each including one storage element from the second subset of storage elements coupled to at least two transistors. The bit cells are coupled to the plurality of bit lines and the plurality source lines. Each transistor is coupled to one word line. The memory array can further include logic to select a high performance mode and a high density mode.Type: ApplicationFiled: October 18, 2013Publication date: February 13, 2014Applicant: QUALCOMM IncorporatedInventors: Jung Pill Kim, Hari M. Rao, Xiaochun Zhu, Xia Li, Seung Hyuk Kang
-
Patent number: 8638596Abstract: Systems and methods for saving repair cell address information in a non-volatile magnetoresistive random access memory (MRAM) having an array of MRAM cells are disclosed. A memory access circuit is coupled to the MRAM, and is configured to store failed cell address information in the MRAM.Type: GrantFiled: July 25, 2011Date of Patent: January 28, 2014Assignee: QUALCOMM IncorporatedInventors: Jung Pill Kim, Taehyun Kim, Hari M. Rao
-
Publication number: 20140010006Abstract: A memory device includes a magnetic tunnel junction (MTJ) bitcell. The MTJ bitcell includes a first MTJ and a second MTJ. The memory device further includes programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell. The non-reversible state corresponds to a value of the MTJ bitcell that is determined by comparing a first value read at the first MTJ and a second value read at the second MTJ.Type: ApplicationFiled: September 10, 2013Publication date: January 9, 2014Applicant: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim, Seung H. Kang, Xiaochun Zhu, Taehyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew M. Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Patent number: 8625338Abstract: Asymmetric switching is defined for magnetic bit cell elements. A magnetic bit cell for memory and other devices includes a transistor coupled to an MTJ structure. A bit line is coupled at one terminal of the bit cell to the MTJ structure. At another terminal of the bit cell, a source line is coupled to the source/drain terminal of the transistor. The bit line is driven by a bit line driver that provides a first voltage. The source line is driven by a source line driver that provides a second voltage. The second voltage is larger than the first voltage. The switching characteristics of the bit cell and MTJ structure are improved and made more reliable by one or a combination of applying the higher second voltage to the source line and/or reducing the overall parasitic resistance in the magnetic bit cell element.Type: GrantFiled: April 7, 2010Date of Patent: January 7, 2014Assignee: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Hari M. Rao, Jung Pill Kim, Seung H. Kang
-
Patent number: 8587982Abstract: Embodiments include a memory array having a plurality of bit lines and a plurality of source lines disposed in columns. A plurality of word lines is disposed in rows. A plurality of storage elements have a first subset of storage elements electrically decoupled from the memory array and a second subset of storage elements coupled to the memory array. The memory array further includes a plurality of bit cells, each including one storage element from the second subset of storage elements coupled to at least two transistors. The bit cells are coupled to the plurality of bit lines and the plurality source lines. Each transistor is coupled to one word line. The memory array can further include logic to select a high performance mode and a high density mode.Type: GrantFiled: February 25, 2011Date of Patent: November 19, 2013Assignee: QUALCOMM IncorporatedInventors: Jung Pill Kim, Hari M. Rao, Xiaochun Zhu, Xia Li, Seung H. Kang
-
Patent number: 8547736Abstract: A method of generating a non-reversible state at a bitcell having a first magnetic tunnel junction (MTJ) and a second MTJ includes applying a program voltage to the first MTJ of the bitcell without applying the program voltage to the second MTJ of the bitcell. A memory device includes a bitcell having a first MTJ and a second MTJ and programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell.Type: GrantFiled: August 3, 2010Date of Patent: October 1, 2013Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim, Seung H. Kang, Xiaochun Zhu, Tae Hyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew Michael Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Publication number: 20130246681Abstract: A low power interconnect allows client to client communication using an XBAR architecture. An XBAR compiler generates chip designs with XBAR data paths structured to reduce energy consumption and delay. Repeaters inserted into XBAR data paths reduce resistance capacitance (RC) delays so that a design can support desired frequency specifications along a path. Dynamic power consumption is reduced by inserting latch repeaters in the XBAR track. The latch repeaters each include a transmission gate and a latch. Select circuitry couples selected clients to a path. Enable circuitry opens the transmission gates located on the path between the selected clients. Latch repeaters that are not enabled on a given communication cycle gate off the unused portions of the path and maintain the data that was latched on a previous cycle.Type: ApplicationFiled: March 14, 2012Publication date: September 19, 2013Applicant: QUALCOMM IncorporatedInventors: Hari M. Rao, Esin Terzioglu, Venugopal Boynapalli
-
Patent number: 8498169Abstract: A circuit includes a plurality of capacitors responsive to a plurality of latches that store a test code. A first bit line is coupled to a bit cell and coupled to a sense amplifier. A second bit line is coupled to the bit cell and coupled to the sense amplifier. A differential charge from a set of the plurality of capacitors is applied to the first bit line and to the second bit line. The set of the plurality of capacitors is determined based on the test code and the test code is independent of an output of the sense amplifier.Type: GrantFiled: September 2, 2011Date of Patent: July 30, 2013Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Esin Terzioglu, Sei Seung Yoon