Patents by Inventor Harold A. Witlinger

Harold A. Witlinger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6229389
    Abstract: The OCL 200 receives two logic signals: the first, OC upper FET, is high when an over current condition exists in the upper FET 22; the second, OC lower FET, is high when an over current condition exists in the lower FET 24. When the over current condition is in FET 22, PMOS 212 turns on and injects current into the summing junction of the integrator 10 through Rcl. The net effect is turn off the upper FET 22 and turn on the lower FET 24. This reduces the current in FET 22. As far as amplifier 100 is concerned, the net effect is gain compression. Since upper FET 22 is on less and the lower FET 24 is on more, the gain of the audio signal is reduced. When the over current condition is in FET 24, NMOS 213 turns on and pulls current out of the summing junction, turns the lower FET 24 off, and turns the upper FET 22 on. The net effect is to reduce the current in the lower FET. At audio frequencies, the gain is reduced.
    Type: Grant
    Filed: November 12, 1999
    Date of Patent: May 8, 2001
    Assignee: Intersil Corporation
    Inventors: Stuart W. Pullen, Harold A. Witlinger