Patents by Inventor Harry I. Linzer
Harry I. Linzer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12210058Abstract: A method of testing an integrated circuit device that includes components of first and second types, where the components of the second type consume power when clocked even when not active, includes gating off the clock signal to prevent clock signals from reaching the components of the second type, and applying test inputs to the components of the first type. Gating off the clock signals to the components of the second type may include preventing the clock signals from reaching individual components of the second type, or preventing the clock signals from reaching each clock tree branch that contains only components of the second type, or, when a clock tree serving the components of the second type supplies clock signals only to the components of the second type, preventing the clock signals from reaching the clock tree.Type: GrantFiled: July 26, 2023Date of Patent: January 28, 2025Assignee: Marvell Asia Pte LtdInventors: Sreekanth G. Pai, Harry I. Linzer, Harish Mundrathi, Santosh Kumar Surendra
-
Patent number: 8255846Abstract: System, method, and program product analyze netlists for related electrical circuit designs by comparing predefined physical characteristics between the netlists. A baseline reference score is generated for one of the netlists and a normalized score is generated for the other netlist. The baseline reference score and the normalized score are used to generate a similarity score that is displayed on a display monitor. Preferably, the similarity score is displayed as a percentage.Type: GrantFiled: August 18, 2009Date of Patent: August 28, 2012Assignee: International Business Machines CorporationInventors: William Alan Binder, Harry I. Linzer, Llewellyn Bradley Marshall, IV, William Appleton Rose
-
Publication number: 20110047521Abstract: System, method, and program product analyze netlists for related electrical circuit designs by comparing predefined physical characteristics between the netlists. A baseline reference score is generated for one of the netlists and a normalized score is generated for the other netlist. The baseline reference score and the normalized score are used to generate a similarity score that is displayed on a display monitor. Preferably, the similarity score is displayed as a percentage.Type: ApplicationFiled: August 18, 2009Publication date: February 24, 2011Applicant: INTRENATIONAL BUSINESS MACHINES CORPORATIONInventors: William Alan Binder, Harry I. Linzer, Llewellyn Bradley Marshall, IV, William Appleton Rose
-
Patent number: 7710800Abstract: An approach that manages redundant memory in a voltage island is described. In one embodiment there is a design structure embodied in a machine readable medium used in a design process of a semiconductor device. In this embodiment, the design structure includes one or more voltage islands representing a power cycled region. One or more non-power cycled regions are located about the one or more voltage islands. Each of the one or more non-power cycled regions comprises at least one memory using redundancy and a repair register associated with each memory using redundancy. A redundancy initialization component is coupled to the one or more voltage islands and the one or more non-power cycled regions.Type: GrantFiled: December 12, 2007Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Harry I Linzer, Michael R. Ouellette
-
Patent number: 7685484Abstract: Exemplary embodiments of the present invention comprise a method for the support of a JTAG interface for the testing of connectivity between integrated circuits. The method comprises delivering output from a JTAG register to a primary register, delivering a JTAG control signal to the primary register and a clock signal gating control logic, delivering output from the primary register and a secondary register to a multiplexer, delivering clock signal output from the clock signal gating control logic to the multiplexer, wherein the clock signal is delivered is a constant and known value, and delivering the output from the multiplexer to an I/O driver.Type: GrantFiled: November 14, 2007Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventor: Harry I. Linzer
-
Publication number: 20090154269Abstract: An approach that manages redundant memory in a voltage island is described. In one embodiment there is a design structure embodied in a machine readable medium used in a design process of a semiconductor device. In this embodiment, the design structure includes one or more voltage islands representing a power cycled region. Each of the one or more voltage islands comprises at least one memory using redundancy and a repair register associated with each memory using redundancy. One or more non-power cycled regions are located about the one or more voltage islands. Each of the one or more non-power cycled regions comprises at least one memory using redundancy and a repair register associated with each memory using redundancy. A redundancy initialization component is coupled to the one or more voltage islands and the one or more non-power cycled regions. The redundancy initialization component is configured to initialize each memory using redundancy and associated repair register with repair data.Type: ApplicationFiled: December 12, 2007Publication date: June 18, 2009Applicant: International Business Machines CorporationInventors: Harry I. Linzer, Michael R. Ouellette
-
Publication number: 20090125748Abstract: Exemplary embodiments of the present invention comprise a method for the support of a JTAG interface for the testing of connectivity between integrated circuits. The method comprises delivering output from a JTAG register to a primary register, delivering a JTAG control signal to the primary register and a clock signal gating control logic, delivering output from the primary register and a secondary register to a multiplexer, delivering clock signal output from the clock signal gating control logic to the multiplexer, wherein the clock signal is delivered is a constant and known value, and delivering the output from the multiplexer to an I/O driver.Type: ApplicationFiled: November 14, 2007Publication date: May 14, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Harry I. Linzer
-
Publication number: 20090125767Abstract: Exemplary embodiments of the present invention comprise a method for the support of a JTAG interface for the testing of connectivity between integrated circuits. The method comprises delivering output from a JTAG register to a primary register, delivering a JTAG control signal to the primary register and a clock signal gating control logic, delivering output from the primary register and a secondary register to a multiplexer, delivering clock signal output from the clock signal gating control logic to the multiplexer, wherein the clock signal is delivered is a constant and known value, and delivering the output from the multiplexer to an I/O driver.Type: ApplicationFiled: August 11, 2008Publication date: May 14, 2009Applicant: International Business Machines CorporationInventor: Harry I. Linzer
-
Patent number: 7378853Abstract: A system and method of detecting a fault in a transmission link are provided which includes providing a selectable reference level according to one of a direct current (DC) mode threshold and an alternating current (AC) mode threshold, wherein the DC mode threshold is a fixed potential and the AC mode threshold varies with time. An input signal arriving from the transmission link is compared to one of the DC mode threshold and the AC mode threshold to determine whether a fault is present in the transmission link.Type: GrantFiled: February 27, 2004Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Harry I. Linzer, James Rockrohr, Huihao H. Xu
-
Patent number: 5809293Abstract: A system and method for tracing program code within a processor having an embedded cache memory. The non-invasive tracing technique minimizes the need for trace information to be broadcast externally. The tracing technique monitors changes in instruction flow from the normal execution stream of the code. The tracing technique monitors the updating of processor branch target register contents in order to monitor branch target flow of the code. A FIFO and serial logic circuitry is utilized to minimize the number of chip pins required to broadcast the information from the chip. The tracing technique utilizes instruction and data breakpoint debug functions to signal an external trace tool that a trace event has occurred.Type: GrantFiled: July 29, 1994Date of Patent: September 15, 1998Assignee: International Business Machines CorporationInventors: Jeffrey Todd Bridges, Thomas K. Collopy, James N. Dieffenderfer, Thomas Joseph Irene, Harry I. Linzer, Thomas Andrew Sartorius
-
Patent number: 5724572Abstract: A method and apparatus for detecting the null byte at the end of a character string. The method and apparatus first logically concatenates two 32-bit input values into a single 64 bit value. Next, the 64-bit value is divided into 8 bytes. Then, a logical OR operation is performed on each byte and the results are put into an encoder. Finally, the encoder interprets the results of the OR operations and places output values into processor registers which indicate whether or where a null byte was detected.Type: GrantFiled: November 18, 1994Date of Patent: March 3, 1998Assignee: International Business Machines CorporationInventors: James N. Dieffenderfer, Harry I. Linzer, Thomas Andrew Sartorius
-
Patent number: 5421000Abstract: A computer memory subsystem is comprised of one or more Dynamic Random Access Memory (DRAM) arrays with on-chip sense latches for storing data outputted from the DRAM, an on-chip Static Random Access Memory (SRAM) functioning as a Distributed Cache and an on-chip multiplexor. A first data bus interconnects the sense latches, the SRAM and the multiplexor. A second data bus interconnects the multiplexor and the SRAM. A memory controller generates signals which cause information to be extracted from the DRAM while the contents of the SRAM is unchanged or vice versa.Type: GrantFiled: July 26, 1993Date of Patent: May 30, 1995Assignee: International Business Machines Corp.Inventors: Ronald N. Fortino, Harry I. Linzer, Kim E. O'Donnell
-
Patent number: 5371872Abstract: The use of a high speed cache memory may be selectively controlled when a data processing task is interrupted in response to an interrupt signal, in order to prevent the interrupt from chilling the cache when insufficient performance enhancement will be realized. Disturbing the cache memory during performance of an interrupting task is prevented, thereby increasing the hit ratio of the cache when the interrupted task is resumed. Cache control information may be incorporated into a program status vector or program status word which is loaded into a program status register on occurrence of an interrupt.Type: GrantFiled: October 28, 1991Date of Patent: December 6, 1994Assignee: International Business Machines CorporationInventors: Larry D. Larsen, David W. Nuechterlein, Kim E. O'Donnell, Lee S. Rogers, Thomas A. Sartorius, Kenneth D. Schultz, Harry I. Linzer