Patents by Inventor Harry N. Gardner
Harry N. Gardner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7737535Abstract: A total ionizing dose suppression architecture for a transistor and a transistor circuit uses an “end cap” metal structure that is connected to the lowest potential voltage to overcome the tendency of negative charge buildup during exposure to ionizing radiation. The suppression architecture uses the field established by coupling the metal structure to the lowest potential voltage to steer the charge away from the critical field (inter-device) and keeps non-local charge from migrating to the “birds-beak” region of the transistor, preventing further charge buildup. The “end cap” structure seals off the “birds-beak” region and isolates the critical area. The critical area charge is source starved of an outside charge. Outside charge migrating close to the induced field is repelled away from the critical region. The architecture is further extended to suppress leakage current between adjacent wells biased to differential potentials.Type: GrantFiled: March 16, 2007Date of Patent: June 15, 2010Assignee: Aeroflex Colorado Springs Inc.Inventor: Harry N. Gardner
-
Patent number: 7656699Abstract: A method of programming a radiation-hardened integrated circuit includes the steps of supplying a prototype device including an SRAM memory circuit or programmable key circuit to a customer, having the customer develop working data patterns in the field in the same manner as a reading and writing to a normal RAM memory, having the customer save the final debugged data pattern, delivering the data pattern to the factory, loading the customer-developed data pattern into memory, programming the customer-developed data pattern into a number of production circuits, irradiating the production circuits at a total dosage of between 300K and 1 Meg RAD to burn the data pattern into memory, and shipping the irradiated and programmed parts to the customer.Type: GrantFiled: July 6, 2007Date of Patent: February 2, 2010Assignee: Aeroflex UTMC Microelectronics Systems, Inc.Inventors: Harry N. Gardner, David Kerwin
-
Patent number: 7518218Abstract: A total ionizing dose suppression architecture for a transistor and a transistor circuit uses an “end cap” metal structure that is connected to the lowest potential voltage to overcome the tendency of negative charge buildup during exposure to ionizing radiation. The suppression architecture uses the field established by coupling the metal structure to the lowest potential voltage to steer the charge away from the critical field (inter-device) and keeps non-local charge from migrating to the “birds-beak” region of the transistor, preventing further charge buildup. The “end cap” structure seals off the “birds-beak” region and isolates the critical area. The critical area charge is source starved of an outside charge. Outside charge migrating close to the induced field is repelled away from the critical region. The architecture is further extended to suppress leakage current between adjacent wells biased to differential potentials.Type: GrantFiled: March 3, 2005Date of Patent: April 14, 2009Assignee: Aeroflex Colorado Springs, Inc.Inventor: Harry N. Gardner
-
Patent number: 7251150Abstract: A method of programming a radiation-hardened integrated circuit includes the steps of supplying a prototype device including an SRAM memory circuit or programmable key circuit to a customer, having the customer develop working data patterns in the field in the same manner as a reading and writing to a normal RAM memory, having the customer save the final debugged data pattern, delivering the data pattern to the factory, loading the customer-developed data pattern into memory, programming the customer-developed data pattern into a number of production circuits, irradiating the production circuits at a total dosage of between 300K and 1 Meg RAD to burn the data pattern into memory, and shipping the irradiated and programmed parts to the customer.Type: GrantFiled: May 19, 2005Date of Patent: July 31, 2007Assignee: Aeroflex Colorado Springs Inc.Inventors: Harry N. Gardner, David Kerwin
-
Patent number: 7071749Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: GrantFiled: June 15, 2004Date of Patent: July 4, 2006Assignee: Aeroflex Colorado Springs Inc.Inventor: Harry N. Gardner
-
Patent number: 6917533Abstract: A method of programming a radiation-hardened integrated circuit includes the steps of supplying a prototype device including an SRAM memory circuit or programmable key circuit to a customer, having the customer develop working data patterns in the field in the same manner as a reading and writing to a normal RAM memory, having the customer save the final debugged data pattern, delivering the data pattern to the factory, loading the customer-developed data pattern into memory, programming the customer-developed data pattern into a number of production circuits, irradiating the production circuits at a total dosage of between 300K and 1 Meg RAD to burn the data pattern into memory, and shipping the irradiated and programmed parts to the customer.Type: GrantFiled: October 23, 2001Date of Patent: July 12, 2005Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventors: Harry N. Gardner, David Kerwin
-
Patent number: 6831496Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: GrantFiled: November 19, 2002Date of Patent: December 14, 2004Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventor: Harry N. Gardner
-
Publication number: 20040227551Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: ApplicationFiled: June 15, 2004Publication date: November 18, 2004Inventor: Harry N. Gardner
-
Publication number: 20030179030Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: ApplicationFiled: November 19, 2002Publication date: September 25, 2003Inventor: Harry N. Gardner
-
Patent number: 6573774Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: GrantFiled: March 25, 2002Date of Patent: June 3, 2003Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventor: Harry N. Gardner
-
Publication number: 20030077537Abstract: A method of programming a radiation-hardened integrated circuit includes the steps of supplying a prototype device including an SRAM memory circuit or programmable key circuit to a customer, having the customer develop working data patterns in the field in the same manner as a reading and writing to a normal RAM memory, having the customer save the final debugged data pattern, delivering the data pattern to the factory, loading the customer-developed data pattern into memory, programming the customer-developed data pattern into a number of production circuits, irradiating the production circuits at a total dosage of between 300K and 1 Meg RAD to burn the data pattern into memory, and shipping the irradiated and programmed parts to the customer.Type: ApplicationFiled: October 23, 2001Publication date: April 24, 2003Inventors: Harry N. Gardner, David Kerwin
-
Patent number: 6453447Abstract: Functional and geometrical sub-components of logic circuits are defined and used in the design of integrated circuits to facilitate the transformation of an integrated circuit design for fabrication at foundries with different design rules.Type: GrantFiled: August 16, 2000Date of Patent: September 17, 2002Assignee: Aeroflex UTMC Microelectronic Systems Inc.Inventors: Harry N. Gardner, Debra S. Harris, Michael D. Lahey, Stacia L. Patton, Peter M. Pohlenz
-
Patent number: 6414360Abstract: A P-channel transistor is disclosed having P+ source and drain regions formed in a N− well, which is formed in a P− substrate. A third P+ region is provided that functions as a well tie. When the P-channel transistor is used as the pull-up transistor in a CMOS “push-pull” output buffer circuit, the P+ well tie prevents undesired current flow from the bus back to the positive voltage supply. This prevents potential damage to the power supply plane and any additional components connected thereto. In another aspect, the N− well has formed therein both a P+ and N+ well tie. Additional switch circuitry is provided which allows for upper level programmability or selection of either one or both of the two well ties, depending upon the ultimate circuit configuration.Type: GrantFiled: June 9, 1998Date of Patent: July 2, 2002Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventor: Harry N. Gardner
-
Patent number: 6346427Abstract: A method of manufacturing an integrated circuit including adjusting a parameter of the operation of the integrated circuit, such as power dissipation, after prototype testing by changing only one mask. If prototype testing indicates that the performance specification for power dissipation, for example, is not met, the power dissipation can be adjusted by changing the size of the active areas to change the channel width of the gates of the circuit, by changing the size of the patterns of the active area masks. To decrease power dissipation, the size of the active area is decreased. Only the active mask need be changed. Preferably, the active area around the original contacts are maintained so that the positions of the contacts need not be changed. Consequently, the mask for defining the position of the contacts and the masks for defining the metallization layers need not be changed. To increase power dissipation, the size of the active areas is increased. The values of other parameters may be changed, as well.Type: GrantFiled: August 18, 1999Date of Patent: February 12, 2002Assignee: UTMC Microelectronic Systems Inc.Inventors: Harry N. Gardner, Debra S. Harris, Michael D. Lahey, Stacia L. Patton, Peter M. Pohlenz
-
Patent number: 5870332Abstract: A high reliability logic circuit designed to withstand a single event upset (SEU) induced by an ion transitioning through a semiconductor structure is embodied in a memory circuit which includes a first memory cell and a second memory cell. The first and second memory cells receive a first input signal and a second input signal. The memory cells contain a logic circuit for producing a logic signal output driven by either a pullup or pulldown driver when the first and second input signals are of a desired logic state and produces a high impedance output if either input signal is not of their respective desired logic states.The memory cells also have sufficient nodal capacitance such that the output from the first or second memory cell will not be corrupted by an SEU in the logic circuit of either the first or second memory cell.The outputs of the first memory cell and second memory cell are further summed in analog fashion to produce a single output from the memory circuit.Type: GrantFiled: April 22, 1996Date of Patent: February 9, 1999Assignee: United Technologies CorporationInventors: Michael D. Lahey, Debra S. Harris, Harry N. Gardner, Michael J. Barry
-
Patent number: 5543736Abstract: The present invention teaches an integrated circuit ("IC") gate array having improved reliability and increased immunity to deep space interference from electromagnetic radiation, photon energy, and charged particles. In one embodiment of the present invention, the gate array comprises a first and a second logical component, and a first and a second isolation transistor. Both first and second isolation transistors comprise an input, a biasing bus having a voltage potential, and an electrical contact for electrically coupling the biasing bus with the input. Moreover, the gate array comprises a redundant coupling for increasing the immunity of the gate array to charged particles, electromagnetic radiation and photon energy.Type: GrantFiled: December 10, 1993Date of Patent: August 6, 1996Assignee: United Technologies CorporationInventors: Harry N. Gardner, Charles R. Gregory, Douglas W. Garvie
-
Patent number: 4344091Abstract: An image sensing system utilizes a random access memory to provide image sensing and apply random access memory capabilities--data storage, refresh, nondestructive readout, etc.--to binary data representing the two-dimensional image. The random access memory can be used to effect a digital representation of the image or to provide electronic data, e.g., for optical character recognition.Type: GrantFiled: May 17, 1979Date of Patent: August 10, 1982Assignee: NCR CorporationInventors: Harry N. Gardner, John P. Petty
-
Patent number: 4275380Abstract: An integrated circuit for sequentially receiving a plurality of digital character words produced in response to optical scanning of a bar coded label and a plurality of corresponding binary signals representing, respectively, validity, scanning direction, and timing of the digital character words includes first, second, third, and fourth sequentially located edges forming a rectangle. The integrated circuit includes input circuitry for receiving the digital character words and corresponding binary signals and further includes twelve shift registers for storing predetermined ones of the digital character words. Four frame counters and associated control circuitry responsive to the binary signals and the character words steer the incoming character words to predetermined ones of the shift registers. The integrated circuit outputs formatted character words to a digital processor system.Type: GrantFiled: May 30, 1979Date of Patent: June 23, 1981Assignee: NCR CorporationInventors: Harry N. Gardner, Wayne R. Gravelle
-
Patent number: 4128879Abstract: A CCD (charge coupled device) RAM (random access memory) includes a plurality of "rings" of serially connected CCDs in which digital information recirculates. A combinational decoder selects one of the plurality of rings by decoding a first group of binary address inputs. Each ring includes a plurality of input/output circuits coupled to associated "taps", each tap being coupled between an input and an output of a CCD regeneration cell. An address addition circuit includes a counter which counts at the same rate that data shifts through each of the rings and has a plurality of taps spaced at the same intervals (numbers of intervening CCD cells) as the taps in each of the rings. The counter outputs are decoded to provide a first internal address corresponding to the location of a fictitious tag bit in a ring with reference to an initial reference bit in a ring.Type: GrantFiled: December 20, 1977Date of Patent: December 5, 1978Assignee: Motorola, Inc.Inventor: Harry N. Gardner