Patents by Inventor Haruo Kobayashi
Haruo Kobayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130234792Abstract: According to one embodiment, a time difference amplifier circuit includes the first amplifier including first positive and negative inputs and first positive and negative outputs, the second amplifier including second positive and negative inputs and second positive and negative outputs, first to fourth wirings, a selection circuit including the first selection element connecting the first or fourth wirings to the second positive input, and the second selection element connecting the second or third wirings to the second negative input, and a control circuit connecting the amplifiers by the first and second wirings or by the third and fourth wirings.Type: ApplicationFiled: August 31, 2012Publication date: September 12, 2013Inventors: Kiichi Niitsu, Naohiro Harigai, Masato Sakurai, Haruo Kobayashi
-
Patent number: 8515374Abstract: In an ADPLL circuit, on the basis of a gain of a digitally controlled oscillator estimated when a loop gain of a certain value is set in the loop filter and on the basis of a device parameter of the digitally controlled oscillator, the DCO gain estimation unit estimates a gain of the digitally controlled oscillator when a loop gain of another value is set in the loop filter.Type: GrantFiled: June 28, 2010Date of Patent: August 20, 2013Assignee: Semiconductor Components Industries, LLCInventors: Toru Dan, Tomoyuki Tanabe, Haruo Kobayashi
-
Patent number: 8436757Abstract: To provide a complex bandpass ??AD modulator capable of suppressing the influence of an image component caused by a mismatch between I- and Q-channels on a signal component with low power consumption. A complex bandpass ??AD modulator 10 is configured by a subtraction unit 20, a complex bandpass filter 30, an addition unit 40, a noise extraction circuit unit 50, an ADC unit 60, and a DAC unit 70. The noise extraction circuit unit 50 extracts a quantized noise signal of the ADC unit 60 based on an input signal of the ADC unit 60 and an output signal of the DAC unit 70, delays the extracted quantized noise signal by one sample time, phase-rotates the delayed signal by a predetermined angle, and feeds back the rotated signal to the input side of the ADC unit 60. Thus, a complex bandpass ??AD modulator capable of suppressing the influence of the image component caused by a mismatch between I- and Q-channels on the signal component with low power consumption is provided.Type: GrantFiled: February 24, 2010Date of Patent: May 7, 2013Assignee: National University Corporation Gunma UniversityInventors: Hao San, Haruo Kobayashi
-
Patent number: 8415938Abstract: The invention provides a technique to widely spread the frequency spectrum of switching noise generated by a switching action and to reduce the noise level at a particular frequency. A switching regulator (6A) includes a computing unit with computing function. First, in the computing unit, a pulse-width-modulation processing unit (PWM) (2a) performs pulse-width-modulation processing of receiving a feedback signal corresponding to the output of a detector 1 to determine an on-duty cycle of a pulse signal. Subsequently, for the signal and data obtained by the PWM (2a) to be subjected to further modulation processing for spectrum spreading, a branching processing is performed by making changing-over unit (2d) randomly select asynchronous-modulation processing unit (ASM) (2e) or pulse-position-modulation processing unit (PPM). When the PPM is selected, another branching processing is performed by making the changing-over unit (2d) select a first PPM (2f) or a second PPM (2g) depending on the on-duty cycle.Type: GrantFiled: March 27, 2009Date of Patent: April 9, 2013Assignees: National University Corporation Gunma University, Asahi Kasei Microdevices CorporationInventors: Ibuki Mori, Yoshihisa Yamada, Masashi Kono, Haruo Kobayashi, Toshio Sugiyama
-
Patent number: 8319675Abstract: An SAR ADC includes a digital-to-analog converter, a first comparator that compares an input analog signal with a reference analog signal, a second comparator that compares an input analog signal with a reference analog signal, a selection circuit that selects one of comparison results of the first comparator and the second comparator, and a control circuit that changes the multibit digital signal sequentially based on the selected comparison result in a plurality of steps so that the reference analog signal becomes closer to the input analog signal, and the control circuit controls the selection circuit to select the comparison result of the first comparator up to an intermediate step on the way of the plurality of steps and to select the comparison result of the second comparator after the intermediate step, and changes the bit value of the multibit digital signal according to the non-binary algorithm.Type: GrantFiled: December 2, 2010Date of Patent: November 27, 2012Assignee: Semiconductor Technology Academic Research CenterInventors: Tomohiko Ogawa, Haruo Kobayashi
-
Publication number: 20120162326Abstract: An ink cartridge includes an ink bag that is configured to store ink inside, a spout that is provided on the ink bag and that includes a hollow portion leading from a first opening to a second opening, and a case that houses the ink bag and that includes an inclined surface portion and an penetration portion, the inclined surface portion being a surface portion disposed obliquely in relation to an axial direction of the spout, the penetration portion being provided in the inclined surface portion and being opposite the second opening, each of the two layers of the sheets extending substantially parallel to a virtual plane that includes an axial line of the spout and that forms a right angle with the inclined surface portion, and the leading end portion of the spout being positioned inside of the case than is an outer face of the inclined surface portion.Type: ApplicationFiled: December 27, 2011Publication date: June 28, 2012Applicant: BROTHER KOGYO KABUSHIKI KAISHAInventors: Haruo KOBAYASHI, Naoki MIZUNO
-
Publication number: 20120100821Abstract: In an ADPLL circuit, on the basis of a gain of a digitally controlled oscillator estimated when a loop gain of a certain value is set in the loop filter and on the basis of a device parameter of the digitally controlled oscillator, the DCO gain estimation unit estimates a gain of the digitally controlled oscillator when a loop gain of another value is set in the loop filter.Type: ApplicationFiled: June 28, 2010Publication date: April 26, 2012Inventors: Toru Dan, Tomoyuki Tanabe, Haruo Kobayashi
-
Patent number: 8164316Abstract: A conventional DC/DC converter with both a step-up function and a step-down function has a drawback that its output voltage will be discontinuous when its operations are switched. An error signal, which is representative of a difference between a target voltage and a present voltage, is inputted to both a step-down switching control circuit and a step-up switching control circuit. When the difference between the target voltage and the present voltage is below a predetermined value, the switching of the step-down and step-up converters by the step-down and step-up switching control circuits, respectively, are caused to concurrently run in a time division manner.Type: GrantFiled: June 11, 2007Date of Patent: April 24, 2012Assignee: Renesas Electronics CorporationInventors: Yasunori Kobori, Tetsuya Furuya, Haruo Kobayashi
-
Publication number: 20110316729Abstract: To provide a complex bandpass ??AD modulator capable of suppressing the influence of an image component caused by a mismatch between I- and Q-channels on a signal component with low power consumption. A complex bandpass READ modulator 10 is configured by a subtraction unit 20, a complex bandpass filter 30, an addition unit 40, a noise extraction circuit unit 50, an ADC unit 60, and a DAC unit 70. The noise extraction circuit unit 50 extracts a quantized noise signal of the ADC unit 60 based on an input signal of the ADC unit 60 and an output signal of the DAC unit 70, delays the extracted quantized noise signal by one sample time, phase-rotates the delayed signal by a predetermined angle, and feeds back the rotated signal to the input side of the ADC unit 60. Thus, a complex bandpass ??AD modulator capable of suppressing the influence of the image component caused by a mismatch between I- and Q-channels on the signal component with low power consumption is provided.Type: ApplicationFiled: February 24, 2010Publication date: December 29, 2011Applicant: NATIONAL UNIVERSITY CORPORATION GUNMA UNIVERSITYInventors: Hao San, Haruo Kobayashi
-
Publication number: 20110133971Abstract: An SAR ADC includes a digital-to-analog converter, a first comparator that compares an input analog signal with a reference analog signal, a second comparator that compares an input analog signal with a reference analog signal, a selection circuit that selects one of comparison results of the first comparator and the second comparator, and a control circuit that changes the multibit digital signal sequentially based on the selected comparison result in a plurality of steps so that the reference analog signal becomes closer to the input analog signal, and the control circuit controls the selection circuit to select the comparison result of the first comparator up to an intermediate step on the way of the plurality of steps and to select the comparison result of the second comparator after the intermediate step, and changes the bit value of the multibit digital signal according to the non-binary algorithm.Type: ApplicationFiled: December 2, 2010Publication date: June 9, 2011Applicant: Semiconductor Technology Academic Research CenterInventors: Tomohiko Ogawa, Haruo Kobayashi
-
Publication number: 20110095740Abstract: The invention provides a technique to widely spread the frequency spectrum of switching noise generated by a switching action and to reduce the noise level at a particular frequency. A switching regulator (6A) includes a computing unit with computing function. First, in the computing unit, a pulse-width-modulation processing unit (PWM) (2a) performs pulse-width-modulation processing of receiving a feedback signal corresponding to the output of a detector 1 to determine an on-duty cycle of a pulse signal. Subsequently, for the signal and data obtained by the PWM (2a) to be subjected to further modulation processing for spectrum spreading, a branching processing is performed by making changing-over unit (2d) randomly select asynchronous-modulation processing unit (ASM) (2e) or pulse-position-modulation processing unit (PPM). When the PPM is selected, another branching processing is performed by making the changing-over unit (2d) select a first PPM (2f) or a second PPM (2g) depending on the on-duty cycle.Type: ApplicationFiled: March 27, 2009Publication date: April 28, 2011Inventors: Ibuki Mori, Yoshihisa Yamada, Masashi Kono, Haruo Kobayashi, Toshio Sugiyama
-
Publication number: 20110031953Abstract: The invention aims to maintain a high efficiency even for a high-frequency signal having a wideband envelope. The envelope tracking power supply circuit 5 is a power supply circuit for generating an output voltage according to the envelope of a high frequency signal and comprises a voltage follower circuit 7 for receiving an envelope signal and outputting a voltage according to the envelope signal SE; two parallel resistors Rsense connected in parallel between the output of the voltage follower circuit 7 and an output terminal PO; hysteresis comparators 9a, 9b for detecting respective voltage drops in the parallel resistors Rsense and generating voltages according to the voltage drops; and switching converters 11a, 11b for performing switching according to the respective voltages outputted from the hysteresis comparators 9a, 9b and outputting a voltage to the output terminal PO.Type: ApplicationFiled: February 3, 2009Publication date: February 10, 2011Inventors: Akihiro Kanbe, Masato Kaneta, Haruo Kobayashi, Hitoshi Hirata, Tatsuhiro Shimura
-
Patent number: 7884751Abstract: A TDC circuit having a small scale circuit and high resolution is disclosed, which is a time-to-digital converter that detects a phase with respect to a reference clock of a signal to be measured, comprising a first delay line in which a plurality of first delay elements with a first delay amount is connected in series, a second delay line group that is connected to a plurality of connection nodes of the first delay line or an input node in the first stage and in which at least one or more second delay elements with a second delay amount different from the first delay amount are connected in series, a plurality of judgment circuits that judge whether the changing edge of the signal to be measured is advanced or delayed with respect to the changing edges of a delayed clock output from the first delay element and the second delay element, and an operation circuit that calculates a phase with respect to the reference clock of the changing edge of the signal to be measured from the judgment results, wherein a difType: GrantFiled: March 6, 2009Date of Patent: February 8, 2011Assignee: Semiconductor Technology Academic Research CenterInventors: Kazuya Shimizu, Masato Kaneta, Haruo Kobayashi, Tatsuji Matsuura, Katsuyoshi Yagi, Akira Abe, Koichiro Mashiko
-
Patent number: 7821432Abstract: Provided is an AD converting apparatus that converts an analog input signal into a digital output signal, comprising a plurality of AD converters supplied with sampling clocks differing from each other by prescribed phase amounts, each AD converter outputting an individual signal obtained by digitizing the input signal according to the supplied sampling clock; a plurality of amplitude-dependent characteristic correcting sections that are provided to correspond to the plurality of AD converters, each amplitude-dependent characteristic correcting section generating a corrected individual signal by correcting the individual signal output by the corresponding AD converter using a correction factor corresponding to an amplitude of the individual signal; and a combining section that generates the output signal by combining a plurality of the corrected individual signals.Type: GrantFiled: December 26, 2008Date of Patent: October 26, 2010Assignee: Advantest CorporationInventors: Koji Asami, Haruo Kobayashi, Tetsuya Taura, Takahide Suzuki, Hiroyuki Miyajima
-
Patent number: 7688242Abstract: An AD converter that operates at high speed and precision of which is disclosed. The AD converter includes an analog-to-digital (AD) conversion part that samples an analog signal according to a sampling clock and converts it into a digital signal, a jitter measuring circuit that measures the jitter of the sampling clock, and a correction circuit that corrects a digital signal output from the AD conversion part. The AD converter further comprises a clock source and a sampling generating circuit that generates a sampling clock by dividing the clock generated by the clock source, wherein the jitter measuring circuit measures the jitter of the sampling clock with respect to the click on the basis of a clock CK.Type: GrantFiled: March 14, 2008Date of Patent: March 30, 2010Assignee: Semiconductor Technology Academic Research CenterInventors: Kazuya Shimizu, Haruo Kobayashi, Koichiro Mashiko
-
Publication number: 20100060495Abstract: Provided is an AD converting apparatus that converts an analog input signal into a digital output signal, comprising a plurality of AD converters supplied with sampling clocks differing from each other by prescribed phase amounts, each AD converter outputting an individual signal obtained by digitizing the input signal according to the supplied sampling clock; a plurality of amplitude-dependent characteristic correcting sections that are provided to correspond to the plurality of AD converters, each amplitude-dependent characteristic correcting section generating a corrected individual signal by correcting the individual signal output by the corresponding AD converter using a correction factor corresponding to an amplitude of the individual signal; and a combining section that generates the output signal by combining a plurality of the corrected individual signals.Type: ApplicationFiled: December 26, 2008Publication date: March 11, 2010Applicant: ADVANTEST CORPORATIONInventors: Koji Asami, Haruo Kobayashi, Tetsuya Taura, Takahide Suzuki, Hiroyuki Miyajima
-
Patent number: 7629911Abstract: A high-precision ?? modulator reduces nonlinear noise due to the use of a multibit DAC and has little hardware and power consumption. A digital signal is DA converted and fed back to a subtraction circuit supplied with an analog signal. The DAC used in this feedback circuit uses a DAC (DWADAC) that includes a weighted pointer so that input digital signals are supplied in order to a plurality of segment elements that construct the DAC. In this DWADAC, the construction and number of the pointer is set based on the type and order of the filter disposed before the ADC.Type: GrantFiled: August 1, 2006Date of Patent: December 8, 2009Assignee: National University Corporation Gunma UniversityInventors: Hiroyuki Hagiwara, Atsushi Motozawa, Haruo Kobayashi, Hao San
-
Patent number: 7622993Abstract: A current mirror circuit including: a first resistance element having one terminal connected to a first potential, and the other terminal connected to a second potential lower than the first potential; an operational amplifier having a high-potential input terminal connected to the first potential and the one terminal of the first resistance element; a second resistance element having one terminal connected to a low-potential input terminal of the operational amplifier, and the other terminal connected to the second potential; and a transistor having a first electrode connected to an output terminal of the operational amplifier, a second electrode connected to the low-potential input terminal of the operational amplifier and the one terminal of the second resistance element, and a third electrode used as an output terminal, wherein the first and second resistance elements both start to operate from a linear area having lower voltage than a saturation area.Type: GrantFiled: August 8, 2008Date of Patent: November 24, 2009Assignee: Semiconductor Technology Academic Research CenterInventors: Yoshiki Niki, Haruo Kobayashi, Koichiro Mashiko
-
Publication number: 20090225631Abstract: A TDC circuit having a small scale circuit and high resolution is disclosed, which is a time-to-digital converter that detects a phase with respect to a reference clock of a signal to be measured, comprising a first delay line in which a plurality of first delay elements with a first delay amount is connected in series, a second delay line group that is connected to a plurality of connection nodes of the first delay line or an input node in the first stage and in which at least one or more second delay elements with a second delay amount different from the first delay amount are connected in series, a plurality of judgment circuits that judge whether the changing edge of the signal to be measured is advanced or delayed with respect to the changing edges of a delayed clock output from the first delay element and the second delay element, and an operation circuit that calculates a phase with respect to the reference clock of the changing edge of the signal to be measured from the judgment results, wherein a difType: ApplicationFiled: March 6, 2009Publication date: September 10, 2009Applicant: SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTERInventors: Kazuya shimizu, Masato Kaneta, Haruo Kobayashi, Tatsuji Matsuura, Katsuyoshi Yagi, Akira Abe, Koichiro Mashiko
-
Patent number: D667493Type: GrantFiled: June 28, 2011Date of Patent: September 18, 2012Assignee: Brother Industries, Ltd.Inventors: Haruo Kobayashi, Naoki Mizuno