Patents by Inventor Hasnain Lakdawala
Hasnain Lakdawala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11962278Abstract: An aspect includes a filtering method including operating a first filter to filter a first input signal to generate a first output signal; operating a second filter to filter a second input signal to generate a second output signal; and selectively coupling at least a portion of the second filter with the first filter to filter a third input signal to generate a third output signal. Another aspect includes a filtering method including operating switching devices to configure a filter with a first set of pole(s); filtering a first input signal to generate a first output signal with the filter configured with the first set of pole(s); operating the switching devices to configure the filter with a second set of poles; and filtering a second input signal to generate a second output signal with the filter configured with the second set of poles.Type: GrantFiled: May 12, 2021Date of Patent: April 16, 2024Assignee: QUALCOMM IncorporatedInventors: Ahmed Abbas Mohamed Helmy, Mehran Bakhshiani, Francesco Gatta, Hasnain Lakdawala, Rahul Karmaker, Shankar Guhados
-
Patent number: 11916587Abstract: Techniques and apparatus are described for reducing power consumption when performing wireless communications by dynamically changing the frequency of a local oscillator signal for a radio frequency (RF) downconversion circuit, based on signal conditions. An example method includes receiving an RF signal and downconverting the RF signal using an oscillating signal with a first frequency at a first time. The method also includes switching to downconverting the RF signal using the oscillating signal with a second frequency, based on a property associated with the RF signal at a second time. The second frequency is a subharmonic of the first frequency.Type: GrantFiled: September 24, 2021Date of Patent: February 27, 2024Assignee: QUALCOMM IncorporatedInventors: Hasnain Lakdawala, Ahmed Abbas Mohamed Helmy, Francesco Gatta, Balasubramanian Ramachandran, Ketan Humnabadkar, Andrea Fenaroli
-
Publication number: 20230095161Abstract: Techniques and apparatus are described for reducing power consumption when performing wireless communications by dynamically changing the frequency of a local oscillator signal for a radio frequency (RF) downconversion circuit, based on signal conditions. An example method includes receiving an RF signal and downconverting the RF signal using an oscillating signal with a first frequency at a first time. The method also includes switching to downconverting the RF signal using the oscillating signal with a second frequency, based on a property associated with the RF signal at a second time. The second frequency is a subharmonic of the first frequency.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Inventors: Hasnain LAKDAWALA, Ahmed ABBAS MOHAMED HELMY, Francesco GATTA, Balasubramanian RAMACHANDRAN, Ketan HUMNABADKAR, Andrea FENAROLI
-
Publication number: 20230097399Abstract: Certain aspects of the present disclosure generally relate to techniques and apparatus for operating a wireless receiver of the apparatus in a high linearity mode. An example method includes operating the apparatus in a first mode with transmission of a plurality of transmit signals. The method also includes attenuating a received signal via an attenuator while operating the apparatus in the first mode. The method further includes amplifying the attenuated signal with an amplifier while operating the apparatus in the first mode. For certain aspects, the method further involves operating the apparatus in a second mode, bypassing the attenuator while operating the apparatus in the second mode, and amplifying the received signal with the amplifier while operating the apparatus in the second mode.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Inventors: Ahmed ABBAS MOHAMED HELMY, Francesco GATTA, Balasubramanian RAMACHANDRAN, Abhishek Ananthrao KULKARNI, Prakash THOPPAY EGAMBARAM, Hasnain LAKDAWALA, Aleksandar Miodrag TASIC, Jang Joon LEE, Kyle David HOLLAND
-
Patent number: 11595028Abstract: An apparatus can implement a frequency doubler with duty cycle correction in conjunction with, for instance, a phase-locked loop (PLL) to decrease phase noise. In an example aspect, an apparatus has a frequency doubler including a signal combiner, a first signal pathway, and a second signal pathway. The frequency doubler also includes a doubler input node and a doubler output node. The signal combiner is coupled to the doubler output node. The first signal pathway is coupled between the doubler input node and the signal combiner and includes a first adjustable delay cell. The second signal pathway is also coupled between the doubler input node and the signal combiner and includes a second adjustable delay cell.Type: GrantFiled: June 29, 2021Date of Patent: February 28, 2023Assignee: QUALCOMM IncorporatedInventors: Masoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
-
Patent number: 11411569Abstract: An apparatus implements a multiplying delay-locked loop (MDLL) including a sampler to be calibrated. In an example aspect, an apparatus includes an MDLL and a sampler calibrator. The MDLL includes a locked-loop feedforward path with a sampler, a control output, a feedback input, and a reference input coupled to a reference signal source. The MDLL also includes a VCO, a multiplexer, and a divider. The VCO includes a VCO input, a VCO output, and a control input coupled to the control output. The multiplexer includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the VCO input. The divider is coupled between the VCO output and the feedback input. The sampler calibrator includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the sampler.Type: GrantFiled: June 24, 2021Date of Patent: August 9, 2022Assignee: QUALCOMM IncorporatedInventors: Masoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
-
Publication number: 20210408989Abstract: An aspect includes a filtering method including operating a first filter to filter a first input signal to generate a first output signal; operating a second filter to filter a second input signal to generate a second output signal; and selectively coupling at least a portion of the second filter with the first filter to filter a third input signal to generate a third output signal. Another aspect includes a filtering method including operating switching devices to configure a filter with a first set of pole(s); filtering a first input signal to generate a first output signal with the filter configured with the first set of pole(s); operating the switching devices to configure the filter with a second set of poles; and filtering a second input signal to generate a second output signal with the filter configured with the second set of poles.Type: ApplicationFiled: May 12, 2021Publication date: December 30, 2021Inventors: Ahmed ABBAS MOHAMED HELMY, Mehran BAKHSHIANI, Francesco GATTA, Hasnain LAKDAWALA, Rahul KARMAKER, Shankar GUHADOS
-
Publication number: 20210409029Abstract: An apparatus implements a multiplying delay-locked loop (MDLL) including a sampler to be calibrated. In an example aspect, an apparatus includes an MDLL and a sampler calibrator. The MDLL includes a locked-loop feedforward path with a sampler, a control output, a feedback input, and a reference input coupled to a reference signal source. The MDLL also includes a VCO, a multiplexer, and a divider. The VCO includes a VCO input, a VCO output, and a control input coupled to the control output. The multiplexer includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the VCO input. The divider is coupled between the VCO output and the feedback input. The sampler calibrator includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the sampler.Type: ApplicationFiled: June 24, 2021Publication date: December 30, 2021Inventors: Masoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
-
Publication number: 20210409007Abstract: An apparatus can implement a frequency doubler with duty cycle correction in conjunction with, for instance, a phase-locked loop (PLL) to decrease phase noise. In an example aspect, an apparatus has a frequency doubler including a signal combiner, a first signal pathway, and a second signal pathway. The frequency doubler also includes a doubler input node and a doubler output node. The signal combiner is coupled to the doubler output node. The first signal pathway is coupled between the doubler input node and the signal combiner and includes a first adjustable delay cell. The second signal pathway is also coupled between the doubler input node and the signal combiner and includes a second adjustable delay cell.Type: ApplicationFiled: June 29, 2021Publication date: December 30, 2021Inventors: Masoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
-
Patent number: 11038493Abstract: Certain aspects of the present disclosure provide a local oscillator (LO) for wireless communication. In some examples, the LO is configured to generate an LO signal by inverting, by a first inverter, a first signal to generate a second signal having a first frequency, the first signal being an oscillating signal. In some examples, the LO is configured to control, using a third signal having a second frequency, a first switch receiving the second signal. In some examples, the LO is configured to control, using a fourth signal having the second frequency, a second switch receiving the second signal, wherein the fourth signal is a complement of the third signal and wherein the second frequency is one-half the first frequency.Type: GrantFiled: February 14, 2020Date of Patent: June 15, 2021Assignee: QUALCOMM IncorporatedInventors: Hasnain Lakdawala, Joung Won Park, Tony Chang
-
Patent number: 10230520Abstract: This application discusses, among other things, apparatus and methods for sharing a local oscillator between multiple wireless devices. In certain examples, an apparatus can include a central frequency synthesizer configured to provide a central oscillator signal having a first frequency, a first transmitter, the first transmitter including a first transmit digital-to-time converter (DTC) configured to receive the central oscillator signal and to provide a first transmitter signal having a second frequency, and a first receiver, the first receiver including a first receive DTC configured to receive the central oscillator signal and to provide a first receiver signal having a first receive frequency.Type: GrantFiled: May 4, 2017Date of Patent: March 12, 2019Assignee: Intel IP CorporationInventors: Hasnain Lakdawala, Ashoke Ravi, Ofir Degani, Bernd-Ulrich Klepser, Zdravko Boos, Georgios Palaskas, Stefano Pellerano, Paolo Madoglio
-
Patent number: 10033340Abstract: Certain aspects of the present disclosure generally relate to a multi-output amplifier implemented using a capacitive attenuator. For example, the multi-output amplifier generally includes a first capacitive attenuator coupled to an input node of the multi-output amplifier. In certain aspects, the multi-output amplifier also includes a first amplification stage having an input coupled to a tap node of the first capacitive attenuator and an output coupled to a first output node of the multi-output amplifier, and a second amplification stage having an output coupled to a second output node of the multi-output amplifier. For certain aspects, the multi-output amplifier includes a second capacitive attenuator coupled to the input node of the multi-output amplifier, and the second amplification stage may have an input coupled to a tap node of the second capacitive attenuator.Type: GrantFiled: January 6, 2017Date of Patent: July 24, 2018Assignee: QUALCOMM IncorporatedInventors: Bassel Hanafi, Sherif Abdelhalem, Hasnain Lakdawala
-
Publication number: 20180198428Abstract: Certain aspects of the present disclosure generally relate to a multi-output amplifier implemented using a capacitive attenuator. For example, the multi-output amplifier generally includes a first capacitive attenuator coupled to an input node of the multi-output amplifier. In certain aspects, the multi-output amplifier also includes a first amplification stage having an input coupled to a tap node of the first capacitive attenuator and an output coupled to a first output node of the multi-output amplifier, and a second amplification stage having an output coupled to a second output node of the multi-output amplifier. For certain aspects, the multi-output amplifier includes a second capacitive attenuator coupled to the input node of the multi-output amplifier, and the second amplification stage may have an input coupled to a tap node of the second capacitive attenuator.Type: ApplicationFiled: January 6, 2017Publication date: July 12, 2018Inventors: Bassel HANAFI, Sherif ABDELHALEM, Hasnain LAKDAWALA
-
Patent number: 9998162Abstract: Some embodiments include apparatuses and methods using capacitor circuitry to sample a value of an input signal; comparators to compare the value of the input signal with a range of voltage values and provide comparison results; successive approximation register (SAR) logic circuitry to generate first bits and second bits based on the comparison results; and circuitry to calculate an average value of a value of the second bits and a value of bits of a portion of the first bits, and to generate output bits representing the value of the input signal, the output bits including bits generated based on the average value.Type: GrantFiled: September 30, 2016Date of Patent: June 12, 2018Assignee: Intel CorporationInventors: Eshel Gordon, Sophia Maerkovich, Ofir Degani, Hasnain Lakdawala
-
Publication number: 20180097535Abstract: Some embodiments include apparatuses and methods using capacitor circuitry to sample a value of an input signal; comparators to compare the value of the input signal with a range of voltage values and provide comparison results; successive approximation register (SAR) logic circuitry to generate first bits and second bits based on the comparison results; and circuitry to calculate an average value of a value of the second bits and a value of bits of a portion of the first bits, and to generate output bits representing the value of the input signal, the output bits including bits generated based on the average value.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: Eshel Gordon, Sophia Maerkovich, Ofir Degani, Hasnain Lakdawala
-
Patent number: 9800273Abstract: A device and method for amplifying signals is provided. The device can have an input to receive an input signal having a first desired signal on a first carrier, a second desired signal on a second carrier, and one or more interfering signals. The device can have a first carrier aggregation (CA) chain for use with the first desired signal and a second CA chain for use with the second desired signal. The first and second CA chains can be coupled to the input. The first and second CA chains can have a plurality of transconductance stages. Each of the transconductance stages can be configured as a high impedance stage or a low impedance stage. The transconductance stages can be selectively activated to incrementally adjust the transconductance, and therefore the input impedance, of each of the CA chains.Type: GrantFiled: March 1, 2017Date of Patent: October 24, 2017Assignee: QUALCOMM IncorporatedInventors: Sherif Abdelhalem, Bassel Hanafi, Hasnain Lakdawala
-
Publication number: 20170237549Abstract: This application discusses, among other things, apparatus and methods for sharing a local oscillator between multiple wireless devices. In certain examples, an apparatus can include a central frequency synthesizer configured to provide a central oscillator signal having a first frequency, a first transmitter, the first transmitter including a first transmit digital-to-time converter (DTC) configured to receive the central oscillator signal and to provide a first transmitter signal having a second frequency, and a first receiver, the first receiver including a first receive DTC configured to receive the central oscillator signal and to provide a first receiver signal having a first receive frequency.Type: ApplicationFiled: May 4, 2017Publication date: August 17, 2017Inventors: Hasnain Lakdawala, Ashoke Ravi, Ofir Degani, Bernd-Ulrich Klepser, Zdravko Boos, Georgios Palaskas, Stefano Pellerano, Paolo Madoglio
-
Patent number: 9705613Abstract: This document discusses apparatus and methods for compensating non-linearity of digital-to-time converters (DTCs). In an example, a wireless device can include a digital-to-time converter (DTC) configured to receive a phase data information from a baseband processor and to provide a first modulation signal for generating a wireless signal, a detector configure to receive the first modulation signal and provide an indication of nonlinearities of the DTC, and a pre-distortion module configured to provide pre-distortion information to the DTC using the indication of nonlinearities.Type: GrantFiled: April 14, 2016Date of Patent: July 11, 2017Assignee: Intel IP CorporationInventors: Ashoke Ravi, Ofir Degani, Hasnain Lakdawala
-
Patent number: 9660798Abstract: This application discusses, among other things, apparatus and methods for sharing a local oscillator between multiple wireless devices. In certain examples, an apparatus can include a central frequency synthesizer configured to provide a central oscillator signal having a first frequency, a first transmitter, the first transmitter including a first transmit digital-to-time converter (DTC) configured to receive the central oscillator signal and to provide a first transmitter signal having a second frequency, and a first receiver, the first receiver including a first receive DTC configured to receive the central oscillator signal and to provide a first receiver signal having a first receive frequency.Type: GrantFiled: January 15, 2016Date of Patent: May 23, 2017Assignee: Intel IP CorporationInventors: Hasnain Lakdawala, Ashoke Ravi, Ofir Degani, Bernd-Ulrich Klepser, Zdravko Boos, Georgios Palaskas, Stefano Pellerano, Paolo Madoglio
-
Patent number: 9544002Abstract: The disclosure is directed to a circuit arrangement and method that provide efficient concurrent transmit and receive, transmit only and receive only of wireless signals. In one implementation, a circuit arrangement is provided that incorporates uses a single antenna to achieve concurrent transmit and receive, transmit only and receive only of wireless signals. A dual amplifier structure may be provided, and at least one of the amplifiers associated with the dual amplifier structure is amplitude tunable in order to ensure that each amplifier of the dual amplifier structure provides substantially the same or the same signal amplification. Unwanted transmit signals detected by a receiving circuit arrangement may be used to cause a processor to generate a digital code word that is used to modify a signal amplification provided by at least one of the amplifiers associated with the dual amplifier structure.Type: GrantFiled: January 16, 2014Date of Patent: January 10, 2017Assignee: Intel IP CorporationInventors: Benjamin Jann, Hasnain Lakdawala