Patents by Inventor Haur-Ywh Chen
Haur-Ywh Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070063261Abstract: A method of fabricating a double gate, FINFET device structure in a silicon on insulator layer, in which the channel region formed in the SOI layer is defined with a narrowed, or necked shape, and wherein a composite insulator spacer is formed on the sides of the device structure, has been developed. A FINFET device structure shape is formed in an SOI layer via anisotropic RIE procedures, followed by a growth of a silicon dioxide gate insulator layer on the sides of the FINFET device structure shape. A gate structure is fabricated traversing the device structure and overlying the silicon dioxide gate insulator layer located on both sides of the narrowest portion of channel region. After formation of a source/drain region in wider, non-channel regions of the FINFET device structure shape, composite insulator spacers are formed on the sides of the FINFET shape and on the sides of the gate structure.Type: ApplicationFiled: October 12, 2006Publication date: March 22, 2007Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Haur-Ywh CHEN, Fang-Cheng CHEN, Yi-Ling CHAN, Kuo-Nan YANG, Fu-Liang YANG, Chenming HU
-
Patent number: 7122412Abstract: A method of fabricating a double gate, FINFET device structure in a silicon on insulator layer, in which the channel region formed in the SOI layer is defined with a narrowed, or necked shape, and wherein a composite insulator spacer is formed on the sides of the device structure, has been developed. A FINFET device structure shape is formed in an SOI layer via anisotropic RIE procedures, followed by a growth of a silicon dioxide gate insulator layer on the sides of the FINFET device structure shape. A gate structure is fabricated traversing the device structure and overlying the silicon dioxide gate insulator layer located on both sides of the narrowest portion of channel region. After formation of a source/drain region in wider, non-channel regions of the FINFET device structure shape, composite insulator spacers are formed on the sides of the FINFET shape and on the sides of the gate structure.Type: GrantFiled: April 30, 2004Date of Patent: October 17, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Haur-Ywh Chen, Fang-Cheng Chen, Yi-Ling Chan, Kuo-Nan Yang, Fu-Liang Yang, Chenming Hu
-
Publication number: 20050253193Abstract: A method of fabricating a double gate, FINFET device structure in a silicon on insulator layer, in which the channel region formed in the SOI layer is defined with a narrowed, or necked shape, and wherein a composite insulator spacer is formed on the sides of the device structure, has been developed. A FINFET device structure shape is formed in an SOI layer via anisotropic RIE procedures, followed by a growth of a silicon dioxide gate insulator layer on the sides of the FINFET device structure shape. A gate structure is fabricated traversing the device structure and overlying the silicon dioxide gate insulator layer located on both sides of the narrowest portion of channel region. After formation of a source/drain region in wider, non-channel regions of the FINFET device structure shape, composite insulator spacers are formed on the sides of the FINFET shape and on the sides of the gate structure.Type: ApplicationFiled: April 30, 2004Publication date: November 17, 2005Inventors: Haur-Ywh Chen, Fang-Cheng Chen, Yi-Ling Chan, Kuo-Nan Yang, Fu-Liang Yang, Chenming Hu
-
Patent number: 6869868Abstract: A method of forming a composite gate structure for a planar MOSFET device, as well as for vertical, double gate, FINFET device, has been developed. The method features a composite gate structure comprised of an overlying silicon gate structure shape, and an underlying titanium nitride gate structure shape. The titanium nitride component allows a lower work function, and thus lower device operating voltages to be realized when compared to counterpart gate structures formed with only polysilicon. A novel, two step gate structure definition procedure, featuring an anisotropic first etch procedure for definition of the polysilicon gate structure shape, followed by a wet or dry isotopic second etch procedure for definition of the titanium nitride gate structure shape, is employed.Type: GrantFiled: December 13, 2002Date of Patent: March 22, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Kuang Chiu, Fang-Cheng Chen, Haur-Ywh Chen, Hun-Jan Tao, Yuan-Hung Chiu
-
Publication number: 20040266128Abstract: A silicon-on-insulator substrate comprises a first silicon substrate having a first crystal orientation, said first substrate having a first polished surface and a first wafer notch; a second silicon substrate having a second crystal orientation different from the first crystal orientation of the first silicon substrate, said second substrate having a second polished surface and a second wafer notch; and the first polished surface of the first silicon substrate being bonded to the second polished surface of the second silicon substrates.Type: ApplicationFiled: July 19, 2004Publication date: December 30, 2004Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Haur-Ywh Chen, Yi-Ling Chan, Kuo-Nan Yang, Fu-Liang Yang, Chenming Hu
-
Patent number: 6784071Abstract: A new silicon structure is provided. Under a first embodiment of the invention, a first silicon substrate having a <100> crystallographic orientation is bonded to the surface of a second silicon substrate having a <110> crystallographic orientation, the wafer alignment notch of the first and the second silicon substrates are aligned with each other. Under a first embodiment of the invention, a first silicon substrate having a <100> crystallographic orientation is bonded to the surface of a second silicon substrate having a <110> crystallographic orientation, the wafer alignment notch of the first and the second silicon substrates are not aligned with each other.Type: GrantFiled: January 31, 2003Date of Patent: August 31, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Haur-Ywh Chen, Yi-Ling Chan, Kuo-Nan Yang, Fu-Liang Yang, Chenming Hu
-
Publication number: 20040151917Abstract: A new silicon structure is provided. Under a first embodiment of the invention, a first silicon substrate having a <100> crystallographic orientation is bonded to the surface of a second silicon substrate having a <110> crystallographic orientation, the wafer alignment notch of the first and the second silicon substrates are aligned with each other. Under a first embodiment of the invention, a first silicon substrate having a <100> crystallographic orientation is bonded to the surface of a second silicon substrate having a <110> crystallographic orientation, the wafer alignment notch of the first and the second silicon substrates are not aligned with each other.Type: ApplicationFiled: January 31, 2003Publication date: August 5, 2004Applicant: Taiwan Semiconductor Manufacturing CompanyInventors: Haur-Ywh Chen, Yi-Ling Chan, Kuo-Nan Yang, Fu-Liang Yang, Chenming Hu
-
Publication number: 20040113171Abstract: A method of forming a composite gate structure for a planar MOSFET device, as well as for vertical, double gate, FINFET device, has been developed. The method features a composite gate structure comprised of an overlying silicon gate structure shape, and an underlying titanium nitride gate structure shape. The titanium nitride component allows a lower work function, and thus lower device operating voltages to be realized when compared to counterpart gate structures formed with only polysilicon. A novel, two step gate structure definition procedure, featuring an anisotropic first etch procedure for definition of the polysilicon gate structure shape, followed by a wet or dry isotropic second etch procedure for definition of the titanium nitride gate structure shape, is employed.Type: ApplicationFiled: December 13, 2002Publication date: June 17, 2004Applicant: Taiwan Semiconductor Manufacturing CompanyInventors: Hsien-Kuang Chiu, Fang-Cheng Chen, Haur-Ywh Chen, Hun-Jan Tao, Yuan-Hung Chiu