Patents by Inventor Haydar Bilhan
Haydar Bilhan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10439497Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: GrantFiled: September 28, 2017Date of Patent: October 8, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Patent number: 10387690Abstract: This invention is an SOC with an integrated single rail power supply that interfaces with the host controller and dynamically changes the host interface supply to 3.3 volts or 1.8 volts based on the sensed card speed grade. The SOC initially selects 3.3 volts to supply to the memory card. The SOC communicates with memory card vis input/output circuits to determine a memory type. The controller selects a 3.3 volt or 1.8 volt supply for the memory card based upon the determination. The SOC powers the input/output circuits at the same supply voltage as the memory card. This invention employs 1.8 volt transistors in the input/output circuits using a bias voltage to protect these transistor from the full 3.3 volt power when the memory card is powered to 3.3 volts.Type: GrantFiled: April 21, 2017Date of Patent: August 20, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Siva Srinivas Kothamasu, Haydar Bilhan
-
Publication number: 20180054125Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: ApplicationFiled: September 28, 2017Publication date: February 22, 2018Inventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Patent number: 9806619Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: GrantFiled: October 26, 2015Date of Patent: October 31, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M Hill
-
Publication number: 20170308724Abstract: This invention is an SOC with an integrated single rail power supply that interfaces with the host controller and dynamically changes the host interface supply to 3.3 volts or 1.8 volts based on the sensed card speed grade. The SOC initially selects 3.3 volts to supply to the memory card. The SOC communicates with memory card vis input/output circuits to determine a memory type. The controller selects a 3.3 volt or 1.8 volt supply for the memory card based upon the determination. The SOC powers the input/output circuits at the same supply voltage as the memory card. This invention employes 1.8 volt transistors in the input/output circuits using a bias voltage to protect these transistor from the full 3.3 volt power when the memory card is powered to 3.3 volts.Type: ApplicationFiled: April 21, 2017Publication date: October 26, 2017Inventors: Siva Srinivas Kothamasu, Haydar Bilhan
-
Publication number: 20170025950Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: ApplicationFiled: October 26, 2015Publication date: January 26, 2017Inventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Patent number: 8977884Abstract: A bit stream includes playback data having an associated clock rate and a variable reference clock that is synchronized to the bit stream. A playback clock recovery signal and a data recovery signal are generated in response to the received reference clock. A playback clock frequency signal is generated in response to the playback clock recovery signal. A recovered playback clock is generated by using a divide by M divider, wherein the value of M used by the divide by M divider is determined in response to a programmable multiple of the clock rate associated with the playback information.Type: GrantFiled: December 9, 2010Date of Patent: March 10, 2015Assignee: Texas Instruments IncorporatedInventors: Sucheendran Sridharan, Bharadwaj Parthasarathy, James Nave, Haydar Bilhan
-
Patent number: 8570205Abstract: An analog to digital converter includes leakage current correction circuitry to cancel leakage current injected by a reset switch employing a dummy PMOS switch with a shape factor substantially similar to that of the reset switch. An operational amplifier replicates the voltage of the comparator sense input node to the drain of the dummy transistor to create the same operating point as the reset switch. The resulting leakage current is then repeated and fed back to the node to cancel the offending leakage current.Type: GrantFiled: February 1, 2012Date of Patent: October 29, 2013Assignee: Texas Instruments IncorporatedInventors: Maher Mahmoud Sarraj, Haydar Bilhan
-
Publication number: 20130278452Abstract: A successive approximation register switched capacitor analog to digital converter utilizes a high frequency clock for controlling comparator reset switches and a clock distribution block to operate at lower sample rates. The successive approximation cycles are clocked with the high frequency clock so that the reset switches stay within the leakage limit irrespective of the sample rate but the end of conversion signal is delayed to mimic the slower sample rate.Type: ApplicationFiled: April 20, 2012Publication date: October 24, 2013Applicant: Texas Instruments IncorporatedInventors: Haydar Bilhan, Maher Mahmoud Sarraj
-
Patent number: 8552900Abstract: A successive approximation register switched capacitor analog to digital converter utilizes a high frequency clock for controlling comparator reset switches and a clock distribution block to operate at lower sample rates. The successive approximation cycles are clocked with the high frequency clock so that the reset switches stay within the leakage limit irrespective of the sample rate but the end of conversion signal is delayed to mimic the slower sample rate.Type: GrantFiled: April 20, 2012Date of Patent: October 8, 2013Assignee: Texas Instruments IncorporatedInventors: Haydar Bilhan, Maher Mahmoud Sarraj
-
Publication number: 20130194122Abstract: An analog to digital converter includes leakage current correction circuitry to cancel leakage current injected by a reset switch employing a dummy PMOS switch with a shape factor substantially similar to that of the reset switch. An operational amplifier replicates the voltage of the comparator sense input node to the drain of the dummy transistor to create the same operating point as the reset switch. The resulting leakage current is then repeated and fed back to the node to cancel the offending leakage current.Type: ApplicationFiled: February 1, 2012Publication date: August 1, 2013Applicant: Texas Instruments IncorporatedInventors: Maher Mahmoud Sarraj, Haydar Bilhan
-
Publication number: 20120147266Abstract: A bit stream includes playback data having an associated clock rate and a variable reference clock that is synchronized to the bit stream. A playback clock recovery signal and a data recovery signal are generated in response to the received reference clock. A playback clock frequency signal is generated in response to the playback clock recovery signal. A recovered playback clock is generated by using a divide by M divider, wherein the value of M used by the divide by M divider is determined in response to a programmable multiple of the clock rate associated with the playback information.Type: ApplicationFiled: December 9, 2010Publication date: June 14, 2012Inventors: Sucheendran Sridharan, Bharadwaj Parthasarathy, James Nave, Haydar Bilhan
-
Patent number: 8063688Abstract: This invention is a clamp circuit for a video input. The clamp circuit includes: a coupling capacitor; a differential amplifier comparing a video input to predetermined reference voltage; a clamp transistor having a gate connected to the output terminal of the differential amplifier and a source-drain path connected between a power supply voltage and a second terminal; a resistive element connecting the second terminal of the clamp transistor and the coupling capacitor; a first current sink carrying a first predetermined current from the coupling capacitor to ground; and a second current sink carrying a second predetermined current from the second terminal of the said clamp transistor to ground. The resistive element can be a transistor, a resistor, a diode or a switch.Type: GrantFiled: January 21, 2010Date of Patent: November 22, 2011Assignee: Texas Instruments IncorporatedInventors: Haydar Bilhan, Maher Mahmoud Sarraj
-
Publication number: 20100182067Abstract: This invention is a clamp circuit for a video input. The clamp circuit includes: a coupling capacitor; a differential amplifier comparing a video input to predetermined reference voltage; a clamp transistor having a gate connected to the output terminal of the differential amplifier and a source-drain path connected between a power supply voltage and a second terminal; a resistive element connecting the second terminal of the clamp transistor and the coupling capacitor; a first current sink carrying a first predetermined current from the coupling capacitor to ground; and a second current sink carrying a second predetermined current from the second terminal of the said clamp transistor to ground. The resistive element can be a transistor, a resistor, a diode or a switch.Type: ApplicationFiled: January 21, 2010Publication date: July 22, 2010Applicant: Texas Instruments IncorporatedInventors: Haydar Bilhan, Maher Mahmoud Sarraj
-
Patent number: 7702708Abstract: An apparatus employing control words to present a synthesized output signal having an output frequency and a delay with respect to an input signal includes: (a) A multiplexer receiving the input signal and having an output and an address input. (b) An output unit generates the output signal in response to a drive signal from the multiplexer. (c) A first register coupled with the multiplexer output. (d) A second register coupled with the multiplexer and the first register. The first register responds to a multiplexer output signal to provide a first control signal to the second register based upon the control words. The second register responds to the multiplexer output signal to provide a second control signal to the address input based upon the first control signal and the control words. The multiplexer presents the drive signal in response to the second control signal.Type: GrantFiled: September 7, 2005Date of Patent: April 20, 2010Assignee: Texas Instruments IncorporatedInventors: Gonggui Xu, Haydar Bilhan, Liming Xiu
-
Patent number: 7375664Abstract: Systems and methods are included for providing anti-aliasing in a sample-and-hold circuit. One embodiment of the present invention includes a method for sampling of an input signal for providing to an analog-to-digital converter. The method comprises generating a sample signal having a given frequency and a period that defines both a sample phase and a hold phase. The method also comprises sampling the input signal at both the sample phase and the hold phase. The method further comprises generating a decimated output sample that is an aggregate of consecutive samples of the input signal obtained during the sample phase and the hold phase.Type: GrantFiled: June 7, 2006Date of Patent: May 20, 2008Assignee: Texas Instruments IncorporatedInventor: Haydar Bilhan
-
Publication number: 20070285296Abstract: Systems and methods are included for providing anti-aliasing in a sample-and-hold circuit. One embodiment of the present invention includes a method for sampling of an input signal for providing to an analog-to-digital converter. The method comprises generating a sample signal having a given frequency and a period that defines both a sample phase and a hold phase. The method also comprises sampling the input signal at both the sample phase and the hold phase. The method further comprises generating a decimated output sample that is an aggregate of consecutive samples of the input signal obtained during the sample phase and the hold phase.Type: ApplicationFiled: June 7, 2006Publication date: December 13, 2007Inventor: Haydar Bilhan
-
Publication number: 20070055718Abstract: An apparatus employing control words to present a synthesized output signal having an output frequency and a delay with respect to an input signal includes: (a) A multiplexer receiving the input signal and having an output and an address input. (b) An output unit generates the output signal in response to a drive signal from the multiplexer. (c) A first register coupled with the multiplexer output. (d) A second register coupled with the multiplexer and the first register. The first register responds to a multiplexer output signal to provide a first control signal to the second register based upon the control words. The second register responds to the multiplexer output signal to provide a second control signal to the address input based upon the first control signal and the control words. The multiplexer presents the drive signal in response to the second control signal.Type: ApplicationFiled: September 7, 2005Publication date: March 8, 2007Inventors: Gonggui Xu, Haydar Bilhan, Liming Xiu
-
Patent number: 7176985Abstract: An apparatus, system and method for clamping a video signal input to a coupling capacitor (215) for providing a clamping voltage. A charging current is applied to the capacitor (215) via an amplifier (225) having a first input (227) coupled with the capacitor output and a second input (226) coupled to a reference potential, the amplifier (225) is responsive to the capacitor output signal and the reference potential for providing the charging current to the capacitor (215). The current has a linearly varying magnitude which is proportional to a difference between the capacitor output and the reference potential.Type: GrantFiled: June 9, 2003Date of Patent: February 13, 2007Assignee: Texas Instruments IncorporatedInventors: Feng Ying, Erkan Bilhan, Haydar Bilhan, James E. Nave
-
Patent number: 7116261Abstract: To make use of its full input voltage operating range, an analog-to-digital converter is configured with a switched-capacitor circuit to produce a digital output signal from an analog input signal that lies within a range of input signal voltage. The analog-to-digital converter is configured with an amplifier with a digitally programmable gain and a voltage generator with a digitally controlled output voltage. The voltage generator is coupled through a buffer to the amplifier input and generates an output voltage inversely proportional to the amplifier gain. The amplifier gain and the voltage generator output voltage are controllable with the same digital control signal. The combination of the amplifier and the voltage generator can be configured to produce a voltage for the analog-to-digital converter that lies in a prescribed voltage range, avoiding the need to generate substantial current from the voltage generator for a switched-capacitor circuit.Type: GrantFiled: May 9, 2005Date of Patent: October 3, 2006Assignee: Texas Instruments IncorporatedInventors: Xiaopeng Li, Haydar Bilhan