Patents by Inventor He-jueng Lee
He-jueng Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10896917Abstract: In some embodiments, 3-dimensional semiconductor memory device includes a semiconductor substrate extending horizontally in a first direction and a second direction crossing the first direction. A stacked memory cell array is formed on the semiconductor substrate. The memory device further includes a separation pattern including a plurality of separation lines extending in the first direction and arranged in the second direction, and dividing the stacked memory cell array into a plurality of memory cell structures extending in the first direction and arranged in the second direction. An upper insulating layer is formed above the plurality of memory cell structures and separation lines, and a passivation layer is formed above the upper insulating layer. The passivation layer includes a plurality of first regions having a first vertical thickness. A plurality of gap regions in the passivation layer are formed between the plurality of first regions.Type: GrantFiled: December 20, 2019Date of Patent: January 19, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min Sung Song, Heung Jin Joo, Kwan Yong Kim, Jin Woo Park, Du Heon Song, He Jueng Lee, Myung Ho Jung
-
Publication number: 20200127009Abstract: In some embodiments, 3-dimensional semiconductor memory device includes a semiconductor substrate extending horizontally in a first direction and a second direction crossing the first direction. A stacked memory cell array is formed on the semiconductor substrate. The memory device further includes a separation pattern including a plurality of separation lines extending in the first direction and arranged in the second direction, and dividing the stacked memory cell array into a plurality of memory cell structures extending in the first direction and arranged in the second direction. An upper insulating layer is formed above the plurality of memory cell structures and separation lines, and a passivation layer is formed above the upper insulating layer. The passivation layer includes a plurality of first regions having a first vertical thickness. A plurality of gap regions in the passivation layer are formed between the plurality of first regions.Type: ApplicationFiled: December 20, 2019Publication date: April 23, 2020Inventors: Min Sung SONG, Heung Jin JOO, Kwan Yong KIM, Jin Woo PARK, Du Heon SONG, He Jueng LEE, Myung Ho JUNG
-
Patent number: 10529736Abstract: In some embodiments, 3-dimensional semiconductor memory device includes a semiconductor substrate extending horizontally in a first direction and a second direction crossing the first direction. A stacked memory cell array is formed on the semiconductor substrate. The memory device further includes a separation pattern including a plurality of separation lines extending in the first direction and arranged in the second direction, and dividing the stacked memory cell array into a plurality of memory cell structures extending in the first direction and arranged in the second direction. An upper insulating layer is formed above the plurality of memory cell structures and separation lines, and a passivation layer is formed above the upper insulating layer. The passivation layer includes a plurality of first regions having a first vertical thickness. A plurality of gap regions in the passivation layer are formed between the plurality of first regions.Type: GrantFiled: September 21, 2018Date of Patent: January 7, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min Sung Song, Heung Jin Joo, Kwan Yong Kim, Jin Woo Park, Du Heon Song, He Jueng Lee, Myung Ho Jung
-
Publication number: 20190172840Abstract: In some embodiments, 3-dimensional semiconductor memory device includes a semiconductor substrate extending horizontally in a first direction and a second direction crossing the first direction. A stacked memory cell array is formed on the semiconductor substrate. The memory device further includes a separation pattern including a plurality of separation lines extending in the first direction and arranged in the second direction, and dividing the stacked memory cell array into a plurality of memory cell structures extending in the first direction and arranged in the second direction. An upper insulating layer is formed above the plurality of memory cell structures and separation lines, and a passivation layer is formed above the upper insulating layer. The passivation layer includes a plurality of first regions having a first vertical thickness. A plurality of gap regions in the passivation layer are formed between the plurality of first regions.Type: ApplicationFiled: September 21, 2018Publication date: June 6, 2019Inventors: Min Sung SONG, Heung Jin JOO, Kwan Yong KIM, Jin Woo PARK, Du Heon SONG, He Jueng LEE, Myung Ho JUNG
-
Patent number: 7008848Abstract: A mask read only memory (ROM) and a method of fabricating the same is provided. This mask ROM and related method is capable of reducing the pitch of buried impurity diffusion regions. In the mask ROM fabrication process, a gate insulation layer is formed over a semiconductor substrate, and parallel conductive layer patterns are formed on the gate insulation layer. These conductive layer patterns are separated from each other by a first predetermined interval and extend in the same direction. Ion implantation is then carried out using the conductive layer patterns as a mask to form buried impurity diffusion regions near the semiconductor substrate between the conductive layer patterns. A conductive layer for use in forming word lines is then formed over the entire surface of the resultant structure, and both the conductive layer and the conductive layer patterns are etched so as to form word lines and pad conductive layers.Type: GrantFiled: November 17, 2003Date of Patent: March 7, 2006Assignee: Sumsung Electronics Co., Ltd.Inventors: Woon-kyung Lee, He-jueng Lee, Eui-do Kim
-
Publication number: 20040097018Abstract: A mask read only memory (ROM) and a method of fabricating the same is provided. This mask ROM and related method is capable of reducing the pitch of buried impurity diffusion regions. In the mask ROM fabrication process, a gate insulation layer is formed over a semiconductor substrate, and parallel conductive layer patterns are formed on the gate insulation layer. These conductive layer patterns are separated from each other by a first predetermined interval and extend in the same direction. Ion implantation is then carried out using the conductive layer patterns as a mask to form buried impurity diffusion regions near the semiconductor substrate between the conductive layer patterns. A conductive layer for use in forming word lines is then formed over the entire surface of the resultant structure, and both the conductive layer and the conductive layer patterns are etched so as to form word lines and pad conductive layers.Type: ApplicationFiled: November 17, 2003Publication date: May 20, 2004Inventors: Woon-Kyung Lee, He-Jueng Lee, Eui-Do Kim
-
Patent number: 6291308Abstract: A method for fabricating a mask ROM capable of effectively reducing the distance of buried impurity diffusion regions. The method includes stacking a pad oxide layer and a first anti-oxidation layer in sequence in a cell array region and a peripheral circuit region of a semiconductor substrate. The anti-oxidation layer is partially etched to form a first pattern defining an isolation region of the peripheral circuit region and a second pattern defining a buried impurity diffusion region of the cell array region, and a second anti-oxidation layer is stacked, and then the second anti-oxidation layer stacked in the peripheral circuit region is removed, so that the second anti-oxidation layer stacked in the cell array region remains. Then, a field oxide layer is formed in the isolation region of the peripheral circuit region, exposed by the remaining second anti-oxidation layer; and impurities are implanted to form the buried impurity diffusion region.Type: GrantFiled: August 12, 1999Date of Patent: September 18, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Woon-kyung Lee, He-jueng Lee
-
Patent number: 6133103Abstract: A method for fabricating a mask read only memory (ROM) is provided. A plurality of word lines functioning as a gate electrode of a cell transistor and a plurality of first anti-reflective layer patterns are sequentially formed on a semiconductor substrate. An insulator layer is formed over the entire surface of the semiconductor substrate where the plurality of first anti-reflective layer patterns and the plurality of word lines are formed. A spacer is formed at the side walls of the respective word lines by anisotropically etching the insulator layer until the plurality of word lines are exposed. A second anti-reflective layer is formed over the entire surface of the semiconductor substrate where the spacer is formed. A photoresist pattern opening the upper portion of a predetermined region of at least one word line selected among the plurality of word lines of the cell transistor to be programmed is formed on the second anti-reflective layer.Type: GrantFiled: July 20, 1999Date of Patent: October 17, 2000Assignee: Samsung Electronics, Co., Ltd.Inventors: He-jueng Lee, Ki-chang Yoon