Patents by Inventor Hector Saenz
Hector Saenz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7859318Abstract: A regulated delay line device includes main regulator coupled to a node, and a plurality of delay branches coupled to the node to receive a voltage output to the node by the main regulator. Each of the plurality of delay branches includes a micro-regulator and a delay line. The delay line is coupled to the micro-regulator such that unfiltered noise is removed locally at each delay branch by a corresponding micro-regulator.Type: GrantFiled: February 14, 2008Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Daniel Dreps, Daniel Friedman, Seongwon Kim, Hector Saenz, Glen Wiedemeier
-
Publication number: 20090206952Abstract: A regulated delay line device includes main regulator coupled to a node, and a plurality of delay branches coupled to the node to receive a voltage output to the node by the main regulator. Each of the plurality of delay branches includes a micro-regulator and a delay line. The delay line is coupled to the micro-regulator such that unfiltered noise is removed locally at each delay branch by a corresponding micro-regulator.Type: ApplicationFiled: February 14, 2008Publication date: August 20, 2009Inventors: Daniel Dreps, Daniel Friedman, Seongwon Kim, Hector Saenz, Glen Wiedemeier
-
Patent number: 7385437Abstract: A digitally tunable low voltage CMOS current reference is disclosed. A tunable current reference circuit is provided that includes a current source circuit that is coupled to a power supply voltage. The current source circuit provides a stable current reference output regardless of fluctuations in the power supply voltage. Multiple digitally selectable inputs are included in the current reference circuit and are coupled to the current source circuit. These inputs are used to adjust a value of the current reference output.Type: GrantFiled: February 11, 2005Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: Daniel Mark Dreps, Norman Karl James, Hector Saenz
-
Publication number: 20070252622Abstract: A feedback system is used to set the level of a reference voltage used to recover data signals in pseudo-differential signaling. A repetitive data signal is transmitted and received in two comparators, one generating a detected data signal and the other generating a complement of the detected data signal. These two detected data signals are used with two charge pumps that generate analog signals proportional to the duty cycle of the detected data signals. The two analog signals are compared in a differential comparator generating a digital signal indicating when the logic one duty cycle of the detected data signal is greater or less than 50%. The digital signal is used to program a reference voltage generator that sets the level of the reference voltage to keep the duty cycle at an average of 50% to optimize signal detection. The reference voltage is distributed to optimize data signal detection.Type: ApplicationFiled: April 13, 2006Publication date: November 1, 2007Inventors: Hector Saenz, Bao Truong, Samuel Ward
-
Patent number: 7279949Abstract: Delay elements and delay lines having glitchless operation are disclosed. By way of example, apparatus for delaying an input signal comprises a reference current generator for generating a constant current, wherein the constant current is insensitive to a variation of a power supply voltage, at least one variable bias voltage generator coupled to the reference current generator for generating a set of bias voltages based on the constant current generated by the reference current generator and a digitally programmable delay control input, and at least one delay element coupled to the at least one variable bias voltage generator for delaying the input signal by a constant delay which is determined by the set of bias voltages generated by the at least one variable bias voltage generator.Type: GrantFiled: August 30, 2005Date of Patent: October 9, 2007Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Frank D. Ferraiolo, Daniel J. Friedman, Seongwon Kim, Hector Saenz, Michael A. Sperling
-
Patent number: 7212062Abstract: CMOS circuitry used to multiplex between data inputs suffers from high sensitivity to power supply noise, resulting in delay variations. By utilizing current controlled inverters in a multiplexer structure, power supply insensitivity can be achieved with either of two multiplexing methods. The first method places switches on the data inputs while the second places the switches on the analog bias voltages inherent to a current controlled inverter.Type: GrantFiled: February 10, 2005Date of Patent: May 1, 2007Assignee: International Business Machines CorporationInventors: Michael A. Sperling, Seongwon Kim, Paul D. Muench, Hector Saenz
-
Patent number: 7129859Abstract: Circuitry used to de-skew data channels coupling parallel data signals over a communication link employs SOI circuitry that is subject to generating pulse distortion due to the history effect modifying threshold voltages. To substantially eliminate the pulse distortion, data signals are XOR with a repeating scramble data pattern that generates scrambled data with a minimum average ratio of logic ones to logic zeros logic zeros to logic ones. The scrambled data is sent over the communication link and de-skewed in the SOI circuitry with little or no pulse distortion. The scramble data pattern is again generated at the receiver side of the communication link after a delay time to synchronize the logic states of the scramble data pattern that generated the scrambled data with the scrambled data at the receiver side. The delayed scrambled data pattern is again XOR'ed with the scrambled data to recover the data signal.Type: GrantFiled: July 22, 2004Date of Patent: October 31, 2006Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Robert J. Reese, Hector Saenz
-
Publication number: 20060181324Abstract: Delay elements and delay lines having glitchless operation are disclosed. By way of example, apparatus for delaying an input signal comprises a reference current generator for generating a constant current, wherein the constant current is insensitive to a variation of a power supply voltage, at least one variable bias voltage generator coupled to the reference current generator for generating a set of bias voltages based on the constant current generated by the reference current generator and a digitally programmable delay control input, and at least one delay element coupled to the at least one variable bias voltage generator for delaying the input signal by a constant delay which is determined by the set of bias voltages generated by the at least one variable bias voltage generator.Type: ApplicationFiled: August 30, 2005Publication date: August 17, 2006Applicant: International Business Machines CorporationInventors: Daniel Dreps, Frank Ferraiolo, Daniel Friedman, Seongwon Kim, Hector Saenz, Michael Sperling
-
Publication number: 20060181337Abstract: A digitally tunable low voltage CMOS current reference is disclosed. A tunable current reference circuit is provided that includes a current source circuit that is coupled to a power supply voltage. The current source circuit provides a stable current reference output regardless of fluctuations in the power supply voltage. Multiple digitally selectable inputs are included in the current reference circuit and are coupled to the current source circuit. These inputs are used to adjust a value of the current reference output.Type: ApplicationFiled: February 11, 2005Publication date: August 17, 2006Applicant: International Business Machines CorporationInventors: Daniel Dreps, Norman James, Hector Saenz
-
Publication number: 20060176096Abstract: A power supply voltage insensitive delay element is provided that enables a digital signal to be delayed without variation due to power supply vulnerabilities. Current is limited through the transistors of the delay element using bias voltages produced by a bias voltage generator coupled to the delay element. The bias voltage generator and the delay element are included in a delay line which facilitates the providing of a delay that is insensitive to voltage fluctuations.Type: ApplicationFiled: February 10, 2005Publication date: August 10, 2006Applicant: International Business Machines CorporationInventors: Daniel Dreps, Frank Ferraiolo, Daniel Friedman, Seongwon Kim, Robert Reese, Hector Saenz, Michael Sperling
-
Publication number: 20060176080Abstract: CMOS circuitry used to multiplex between data inputs suffers from high sensitivity to power supply noise, resulting in delay variations. By utilizing current controlled inverters in a multiplexer structure, power supply insensitivity can be achieved with either of two multiplexing methods. The first method places switches on the data inputs while the second places the switches on the analog bias voltages inherent to a current controlled inverter.Type: ApplicationFiled: February 10, 2005Publication date: August 10, 2006Applicant: International Business Machines CorporationInventors: Michael Sperling, Seongwon Kim, Paul Muench, Hector Saenz
-
Patent number: 7012956Abstract: Delay circuits have programmable delay elements to delay data signals so a clock samples the data signals in the middle of the eye window pattern. The clock is frequency divided by two, generating a divided clock coupled to a clock delay circuit and a data delay circuit generating a toggle clock and a delayed toggle clock that are sampled with the clock signal. A state machine varies the number N of delay elements selected in the data delay circuit until successive samples of the toggle clock and the delay toggle clock have opposite logic stages. The resulting number N is the number of delay elements required to generate a delay equal to one period of the clock. The delay of each delay element is adjusted using adjustment control signals until an N is generated that is within a predetermined range. The adjustment control signals are distributed to the data delay circuits.Type: GrantFiled: February 11, 2005Date of Patent: March 14, 2006Assignee: International Business Machines CorporationInventors: Peter M. Thomsen, Robert J. Reese, Hector Saenz
-
Publication number: 20060033646Abstract: Circuitry used to de-skew data channels coupling parallel data signals over a communication link employs SOI circuitry that is subject to generating pulse distortion due to the history effect modifying threshold voltages. To substantially eliminate the pulse distortion, data signals are XOR with a repeating scramble data pattern that generates scrambled data with a minimum average ratio of logic ones to logic zeros logic zeros to logic ones. The scrambled data is sent over the communication link and de-skewed in the SOI circuitry with little or no pulse distortion. The scramble data pattern is again generated at the receiver side of the communication link after a delay time to synchronize the logic states of the scramble data pattern that generated the scrambled data with the scrambled data at the receiver side. The delayed scrambled data pattern is again XOR'ed with the scrambled data to recover the data signal.Type: ApplicationFiled: July 22, 2004Publication date: February 16, 2006Applicant: International Business Machines CorporationInventors: Daniel Dreps, Robert Reese, Hector Saenz
-
Patent number: 6577905Abstract: An apparatus and method for providing a transient connection port are provided. Further, an apparatus and method for switching between a permanent connection port and a transient connection port are provided. The apparatus and method include a permanent connection port and a transient connection port located at the rear of a rack mounted server system and the front of the rack mounted server system, respectively. The permanent connection port operates when there is an absence of a connected device at the transient connection port. When a device is connected to the transient connection port, a signal is sent to a logic switch which causes the active input to be switched from the permanent connection port to the transient connection port. When the device is no longer connected to the transient connection port, the absence of the signal from the transient connection port causes the logic switch to switch the active input back to the permanent connection port.Type: GrantFiled: June 29, 2000Date of Patent: June 10, 2003Assignee: International Business Machines CorporationInventors: Paul Gordon Robertson, Hector Saenz
-
Patent number: 4158274Abstract: A removable wall covering composed of mirror panels each having a backing board covered by a mirrored surface and wherein the panels are adapted to be placed into abutting relation to cover the wall and each of the panels includes a through recess to receive a fastener means and a mirrored piece is cemented over the mouth of the recess to disguise the fastener means and to create a design on the wall.Type: GrantFiled: December 22, 1977Date of Patent: June 19, 1979Inventor: Hector Saenz