Patents by Inventor Helene Esch
Helene Esch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11750095Abstract: In an embodiment, a voltage converter includes: a first transistor coupled between a first rail configured to receive a supply voltage and a first node; and an inductance coupled between the first node and a second node configured to deliver an output voltage, wherein, at each operating cycle of the converter, the first transistor is maintained in the on state for a first time period proportional to the inverse of a voltage difference between the supply voltage and the output voltage.Type: GrantFiled: October 23, 2020Date of Patent: September 5, 2023Assignee: STMicroelectronics (Grenoble 2) SASInventors: Helene Esch, Mathilde Sie, David Chesneau, Eric Feltrin
-
Patent number: 11616440Abstract: In an embodiment, a voltage converter includes: a first transistor coupled between an internal node and a first node receiving a supply voltage; a second transistor coupled between the internal node and a second node receiving a reference voltage; an inductance coupled between the internal node and an output node; a first circuit controlling the first and second transistors; and a second circuit configured to detect, when the first and second transistors are in the off state, when the voltage of the internal node is equal to the voltage of the output node, to condition a switching to the on state of the first transistor.Type: GrantFiled: November 4, 2020Date of Patent: March 28, 2023Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Helene Esch, Mathilde Sie
-
Patent number: 11575306Abstract: A method for increasing performance of a voltage-buck switched-mode voltage regulator includes generating a first pulse-width modulation signal based on a clock signal, decreasing a frequency of the clock signal to form a modified clock signal, passing the modified clock signal to a digital modulation circuit as a regulated clock signal; and generating a second pulse-width modulation signal based on the regulated clock signal using the digital modulation circuit. The first pulse-width modulation signal includes a period T1 and an off duration D2 corresponding to a first duty cycle. The off duration D2 is an intrinsic pulse-width modulation signal generation latency. The second pulse-width modulation signal includes a period T2 and the off duration D2. The decreased frequency of the modified clock signal causes T2 to be greater than T1 such that a second duty cycle of the second pulse-width modulation signal is increased relative to the first duty cycle.Type: GrantFiled: April 28, 2021Date of Patent: February 7, 2023Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: David Chesneau, Francois Amiard, Helene Esch
-
Patent number: 11539356Abstract: In an embodiment, a voltage comparator includes: a first switch having a conduction terminal coupled to an internal node that is coupled to an output of the voltage comparator; a current source; a capacitor; and a second switch connected in parallel with the capacitor, wherein the current source, the capacitor, and the first switch are coupled in series.Type: GrantFiled: October 23, 2020Date of Patent: December 27, 2022Assignee: STMicroelectronics (Grenoble 2) SASInventors: Helene Esch, David Chesneau
-
Publication number: 20220360172Abstract: The present disclosure relates to a switched-mode Power Supply Buck Converter comprising: a switch connected between a node receiving a supply potential and an internal node; another switch connected between the internal node and a node receiving a reference potential; an inductive element coupling the internal node to an output node; and a control circuit controlling the switches so that current pulses in the inductive element have a maximum value selected from among at least a first value and a second value based on an average current drawn at the output node.Type: ApplicationFiled: April 29, 2022Publication date: November 10, 2022Inventors: Helene Esch, Alexandre Meillereux
-
Patent number: 11171565Abstract: In an embodiment, A device includes an operational amplifier and a feedback loop. The feedback loop is coupled between a first input of the operational amplifier and an output of the operational amplifier. The feedback loop is controllable according to a saturation of the operational amplifier. In one example, the device is incorporated in a microcontroller.Type: GrantFiled: September 26, 2019Date of Patent: November 9, 2021Assignee: STMicroelectronics (Grenoble 2) SASInventors: David Chesneau, Helene Esch, Francois Amiard
-
Publication number: 20210249954Abstract: A method for increasing performance of a voltage-buck switched-mode voltage regulator includes generating a first pulse-width modulation signal based on a clock signal, decreasing a frequency of the clock signal to form a modified clock signal, passing the modified clock signal to a digital modulation circuit as a regulated clock signal; and generating a second pulse-width modulation signal based on the regulated clock signal using the digital modulation circuit. The first pulse-width modulation signal includes a period T1 and an off duration D2 corresponding to a first duty cycle. The off duration D2 is an intrinsic pulse-width modulation signal generation latency. The second pulse-width modulation signal includes a period T2 and the off duration D2. The decreased frequency of the modified clock signal causes T2 to be greater than T1 such that a second duty cycle of the second pulse-width modulation signal is increased relative to the first duty cycle.Type: ApplicationFiled: April 28, 2021Publication date: August 12, 2021Inventors: David Chesneau, Francois Amiard, Helene Esch
-
Patent number: 11011983Abstract: A method can be used for regulating a pulse-width modulation signal that is driving a voltage-buck switched-mode voltage regulator. The method includes comparing an input voltage of the switched-mode voltage regulator with a threshold voltage. The frequency of the pulse-width modulation signal is decreased when the input voltage is lower than the threshold voltage. The frequency is not decreased when the input voltage is not lower than the threshold voltage.Type: GrantFiled: September 13, 2019Date of Patent: May 18, 2021Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: David Chesneau, Francois Amiard, Helene Esch
-
Publication number: 20210135574Abstract: In an embodiment, a voltage converter includes: a first transistor coupled between an internal node and a first node receiving a supply voltage; a second transistor coupled between the internal node and a second node receiving a reference voltage; an inductance coupled between the internal node and an output node; a first circuit controlling the first and second transistors; and a second circuit configured to detect, when the first and second transistors are in the off state, when the voltage of the internal node is equal to the voltage of the output node, to condition a switching to the on state of the first transistor.Type: ApplicationFiled: November 4, 2020Publication date: May 6, 2021Inventors: Helene Esch, Mathilde Sie
-
Publication number: 20210126535Abstract: In an embodiment, a voltage converter includes: a first transistor coupled between a first rail configured to receive a supply voltage and a first node; and an inductance coupled between the first node and a second node configured to deliver an output voltage, wherein, at each operating cycle of the converter, the first transistor is maintained in the on state for a first time period proportional to the inverse of a voltage difference between the supply voltage and the output voltage.Type: ApplicationFiled: October 23, 2020Publication date: April 29, 2021Inventors: Helene Esch, Mathilde Sie, David Chesneau, Eric Feltrin
-
Publication number: 20210126536Abstract: In an embodiment, a voltage comparator includes: a first switch having a conduction terminal coupled to an internal node that is coupled to an output of the voltage comparator; a current source; a capacitor; and a second switch connected in parallel with the capacitor, wherein the current source, the capacitor, and the first switch are coupled in series.Type: ApplicationFiled: October 23, 2020Publication date: April 29, 2021Inventors: Helene Esch, David Chesneau
-
Publication number: 20200112252Abstract: In an embodiment, A device includes an operational amplifier and a feedback loop. The feedback loop is coupled between a first input of the operational amplifier and an output of the operational amplifier. The feedback loop is controllable according to a saturation of the operational amplifier. In one example, the device is incorporated in a microcontroller.Type: ApplicationFiled: September 26, 2019Publication date: April 9, 2020Inventors: David Chesneau, Helene Esch, Francois Amiard
-
Publication number: 20200099296Abstract: A method can be used for regulating a pulse-width modulation signal that is driving a voltage-buck switched-mode voltage regulator. The method includes comparing an input voltage of the switched-mode voltage regulator with a threshold voltage. The frequency of the pulse-width modulation signal is decreased when the input voltage is lower than the threshold voltage. The frequency is not decreased when the input voltage is not lower than the threshold voltage.Type: ApplicationFiled: September 13, 2019Publication date: March 26, 2020Inventors: David Chesneau, Francois Amiard, Helene Esch
-
Patent number: 7834695Abstract: An amplifier comprises: first and second supply terminals intended to receive a DC supply voltage; a first branch coupled between the first and second supply terminals and including a first terminal of application of a differential signal to be amplified; a second branch coupled between the first and second supply terminals and including a second terminal of application of the differential signal to be amplified; a third branch coupled between the first and second supply terminals and including a first amplifier having an input terminal connected to the second branch and having an output terminal configured to be coupled to a load, and a measurement element configured to measure a current in the third branch; and a fourth branch coupled between the first and second supply terminals and including a second amplifier having an input terminal connected to the first branch, and a copying element configured to copy the current measured in the third branch.Type: GrantFiled: February 11, 2009Date of Patent: November 16, 2010Assignee: STMicroelectronics SASInventor: Hélène Esch
-
Publication number: 20090201087Abstract: An amplifier comprises: first and second supply terminals intended to receive a DC supply voltage; a first branch coupled between the first and second supply terminals and including a first terminal of application of a differential signal to be amplified; a second branch coupled between the first and second supply terminals and including a second terminal of application of the differential signal to be amplified; a third branch coupled between the first and second supply terminals and including a first amplifier having an input terminal connected to the second branch and having an output terminal configured to be coupled to a load, and a measurement element configured to measure a current in the third branch; and a fourth branch coupled between the first and second supply terminals and including a second amplifier having an input terminal connected to the first branch, and a copying element configured to copy the current measured in the third branch.Type: ApplicationFiled: February 11, 2009Publication date: August 13, 2009Applicant: STMICROELECTRONICS SASInventor: Helene Esch
-
Patent number: 6816430Abstract: The data storage device includes several registers that can be addressed by address words, and connected to p output ports through connections that can be configured in response to address words of p registers selected to read the contents of these registers on the p ports respectively. All register address words contain a specific bit with a predetermined rank identical for all address words and remaining bits. The registers are connected in pairs on each output port, each pair of registers containing two registers with address words that only differ in the value of the said specific bit.Type: GrantFiled: July 1, 2003Date of Patent: November 9, 2004Assignee: STMicroelectronics SAInventor: Hélène Esch
-
Publication number: 20040057321Abstract: The data storage device includes several registers that can be addressed by address words, and connected to p output ports through connections that can be configured in response to address words of p registers selected to read the contents of these registers on the p ports respectively. All register address words contain a specific bit with a predetermined rank identical for all address words and remaining bits. The registers are connected in pairs on each output port, each pair of registers containing two registers with address words that only differ in the value of the said specific bit.Type: ApplicationFiled: July 1, 2003Publication date: March 25, 2004Applicant: STMicroelectronics SAInventor: Helene Esch