Patents by Inventor Hemang M. Parekh
Hemang M. Parekh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240113738Abstract: Embodiments herein describe a PIM correction circuit. In a base station, TX and RX RF changes, band pass filters, duplexers, and diplexers can have severe memory effects due to their sharp transition bandwidth from pass band to stop band. PIM interference, generated by the TX signals and reflected onto the RX RF chain will include these memory effects. These memory effects make PIM cancellation complex, requiring complicated computations and circuits. However, the embodiments herein use a PIM correction circuit that separates the memory effects of the TX and RX paths from the memory effects of PIM, thereby reducing PIM cancellation complexity and hardware implementation cost.Type: ApplicationFiled: October 3, 2022Publication date: April 4, 2024Inventors: Hongzhi ZHAO, Christophe ERDMANN, Hemang M. PAREKH, Xing ZHAO, Xiaohan CHEN
-
Patent number: 11942904Abstract: A digital predistortion (DPD) system includes an input configured to receive an input signal. In some examples, a first signal path configured to generate a first signal based on the input signal. In some examples, an error model provider configured to generate an error model signal modeled after a gate bias error voltage associated with the DPD system. In some examples, a first combiner configured to combine the first signal and the error model signal to generate a first intermediate signal, and the DPD system generates an output signal based at least on the first intermediate signal.Type: GrantFiled: August 16, 2021Date of Patent: March 26, 2024Assignee: XILINX, INC.Inventors: Hongzhi Zhao, Xing Zhao, Vincent C. Barnes, Xiaohan Chen, Hemang M. Parekh
-
Publication number: 20230046588Abstract: A digital predistortion (DPD) system includes an input configured to receive an input signal. In some examples, a first signal path configured to generate a first signal based on the input signal. In some examples, an error model provider configured to generate an error model signal modeled after a gate bias error voltage associated with the DPD system. In some examples, a first combiner configured to combine the first signal and the error model signal to generate a first intermediate signal, and the DPD system generates an output signal based at least on the first intermediate signal.Type: ApplicationFiled: August 16, 2021Publication date: February 16, 2023Inventors: Hongzhi Zhao, Xing Zhao, Vincent C. Barnes, Xiaohan Chen, Hemang M. Parekh
-
Patent number: 11563453Abstract: A transmitter for a communication system comprises a digital pre-distortion (DPD) circuit and adaptation circuitry. The DPD circuit is configured to generate a digital intermediate signal by compensating an input signal for distortions resulting from an amplifier. The amplifier is configured to output an output signal based on the digital intermediate signal. The DPD circuit includes one or more an infinite impulse response (IIR) filters configured to implement a first transfer function based on a first parameter, and a second transfer function based on the first parameter and a time constant. The DPD circuit is configured to generate an adjustment signal based on the first transfer function and the second transfer function. The adaptation circuitry is configured to update the first parameter based on the adjustment signal, the input signal, and the output signal.Type: GrantFiled: April 23, 2021Date of Patent: January 24, 2023Assignee: XILINX, INC.Inventors: Hongzhi Zhao, Vincent C. Barnes, Xiaohan Chen, Hemang M. Parekh
-
Patent number: 11483018Abstract: Examples described herein provide a radio frequency circuit. The radio frequency circuit includes a controller; a parameter estimator circuit; a capture circuit; and a pre-distorter circuit. The pre-distorter generally includes one or more nonlinear filter circuits and configurable hardware circuitry. Each of the one or more the nonlinear filter circuits includes: adder(s); multiplier(s); and memories coupled to at least one of the adder(s) and the multiplier(s); where the configurable hardware circuitry is configured to distort one or more input signals by directing the one or more input signals along a path through the one or more adders, the one or more multipliers, and the one or more memories and by distorting the one or input signals using the nonlinear parameters stored in the one or more memories as the one or more input signals travels the path.Type: GrantFiled: June 4, 2021Date of Patent: October 25, 2022Assignee: XILINX, INC.Inventors: Xiaohan Chen, Hemang M. Parekh, John Edward McGrath, Hongzhi Zhao, David Eugene Melinn
-
Patent number: 10944444Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some embodiments, a non-linear datapath is coupled to the input, where the non-linear datapath includes a plurality of parallel datapath elements each coupled to the input. By way of example, each of the plurality of parallel datapath elements is configured to add a different inverse non-linear component to the DPD input signal corresponding to a non-linear component of an amplifier. In various examples, a first combiner combines an output of each of the plurality of datapath elements to generate a first predistortion signal. In some embodiments, the DPD system further includes a linear datapath coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. In addition, a second combiner combines the first predistortion signal and the second predistortion signal to generate a DPD output signal.Type: GrantFiled: September 26, 2018Date of Patent: March 9, 2021Assignee: Xilinx, Inc.Inventors: Christopher H. Dick, Hongzhi Zhao, Hemang M. Parekh, Xiaohan Chen
-
Patent number: 10715702Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some examples, a non-linear datapath is coupled to the input, where the non-linear datapath is configured to add a non-linear mirror image component to the DPD input signal to provide a non-linear signal that is used to generate a first predistortion signal. In some embodiments, a linear datapath is coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. A first combiner is configured to combine the first predistortion signal and the second predistortion signal to generate a DPD output signal.Type: GrantFiled: March 12, 2019Date of Patent: July 14, 2020Assignee: Xilinx, Inc.Inventors: Hongzhi Zhao, Christopher H. Dick, Xiaohan Chen, Hemang M. Parekh
-
Patent number: 10622951Abstract: Described examples provide for digital communication circuits and systems that implement digital pre-distortion (DPD). In an example, a circuit includes a baseband DPD circuit, up-conversion circuitry, and feedback circuitry. The baseband DPD circuit comprises a baseband signal path and pre-distortion path. The pre-distortion path is configured to generate a pre-distortion signal based on the baseband signal. The baseband DPD circuit includes a first adder configured to add the baseband signal from the baseband signal path and the pre-distortion signal from the pre-distortion path to generate a pre-distorted baseband signal. The up-conversion circuitry is configured to convert the pre-distorted baseband signal to a radio frequency signal. The up-conversion circuitry is configured to be coupled to an input of a cable television (CATV) amplifier.Type: GrantFiled: October 3, 2018Date of Patent: April 14, 2020Assignee: XILINX, INC.Inventors: Xiaohan Chen, Christopher H. Dick, Hongzhi Zhao, Hemang M. Parekh
-
Publication number: 20200099416Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some embodiments, a non-linear datapath is coupled to the input, where the non-linear datapath includes a plurality of parallel datapath elements each coupled to the input. By way of example, each of the plurality of parallel datapath elements is configured to add a different inverse non-linear component to the DPD input signal corresponding to a non-linear component of an amplifier. In various examples, a first combiner combines an output of each of the plurality of datapath elements to generate a first predistortion signal. In some embodiments, the DPD system further includes a linear datapath coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. In addition, a second combiner combines the first predistortion signal and the second predistortion signal to generate a DPD output signal.Type: ApplicationFiled: September 26, 2018Publication date: March 26, 2020Inventors: Christopher H. Dick, Hongzhi Zhao, Hemang M. Parekh, Xiaohan Chen
-
Patent number: 10411656Abstract: A crest factor reduction (CFR) system includes a digital tilt filter coupled to an input of the CFR system. In some embodiments, the digital tilt filter is configured to receive a system input signal and generate a digital tilt filter output signal at a digital tilt filter output. In some examples, the CFR system further includes a CFR module coupled to the digital tilt filter output, where the CFR module is configured receive the digital tilt filter output signal and perform a CFR process to the digital tilt filter output signal to generate a CFR module output signal at a CFR module output. In addition, the CFR system may include a digital tilt equalizer coupled to the CFR module output, where the digital tilt equalizer is configured to receive the CFR module output signal and generate a system output signal.Type: GrantFiled: September 26, 2018Date of Patent: September 10, 2019Assignee: XILINX, INC.Inventors: Christopher H. Dick, Hongzhi Zhao, Hemang M. Parekh, Xiaohan Chen
-
Patent number: 9866269Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. The DPD system includes a first predistortion circuit configured to provide a first signal path coupled to the input to generate a first predistortion signal. The first predistortion circuit includes a first infinite impulse response (IIR) filter. A second predistortion circuit is configured to provide a second signal path coupled to the input in parallel with the first signal path to generate a second predistortion signal. The second predistortion circuit includes a second IIR filter. A combiner circuit is configured to combine the first predistortion signal and the second predistortion signal to generate a DPD output signal.Type: GrantFiled: November 17, 2016Date of Patent: January 9, 2018Assignee: XILINX, INC.Inventors: Hongzhi Zhao, Christopher H. Dick, Hemang M. Parekh
-
Patent number: 9455760Abstract: Apparatus, method therefor, generally related to signal preconditioning. In such an apparatus, a signal classifier block and a delay block are commonly coupled for receiving an input signal. The delay block is for providing a delayed version of the input signal. The signal classifier block is for classifying the input signal and generating a configuration signal having configuration information for digital predistortion (“DPD”) engine parameterization in response to the input signal classification. A DPD engine is for receiving the delayed version of the input signal and the configuration signal and for providing a predistorted output signal.Type: GrantFiled: July 2, 2015Date of Patent: September 27, 2016Assignee: XILINX, INC.Inventors: Christopher H. Dick, Hemang M. Parekh, Hongzhi Zhao, Vincent C. Barnes
-
Patent number: 8799750Abstract: A convolutional interleaver uses local memory of a first IC in combination with burst-type memory of a second IC. When a burst of data is read from memory of the second IC, one data value is provided to a data output and the remaining values are temporarily stored in local memory. After the memory of the second IC is initially filled, burst WRITE and burst READ operations provide efficient data transmission between the ICs.Type: GrantFiled: May 9, 2011Date of Patent: August 5, 2014Assignee: Xilinx, Inc.Inventor: Hemang M. Parekh