Patents by Inventor Heng-Chia Hsu
Heng-Chia Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11899419Abstract: An integrated control management system includes an input output device. The input output device includes a database, a memory module, a first processing module, and a second processing module. The memory module receives and stores a plurality of integrated control commands, and one of the integrated control commands is generated based on a hardware control command for setting a hardware control transmitted by another input and output device. The first processing module reads the integrated control command from the memory module and obtains the hardware control data from the integrated control command. The first processing module updates the hardware control data to the database. The second processing module reads the database and updates the hardware control data stored in the database to another database in another input output device. The second processing module sets the hardware control based on the hardware control data stored in the database.Type: GrantFiled: November 11, 2021Date of Patent: February 13, 2024Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Heng-Chia Hsu, Chen-Yin Lin, Yu-Shu Yeh, Chien-Chung Wang, Chin-Hung Tan
-
Patent number: 11847467Abstract: A boot method for an embedded system is provided. The embedded system includes two mainboards each provided with a baseboard management controller (BMC), a non-volatile memory unit and a network adapter. When the embedded system is turned on, each of the BMCs performs a boot procedure, and then loads an operating system (OS) image file from a corresponding non-volatile memory unit to execute an operating system. When one BMC fails to load the OS image file or to execute the operating system, the BMC causes the corresponding network adapter to communicate with the other network adapter to acquire the OS image file from the non-volatile memory unit on the other mainboard, so as to replace the OS image file in the corresponding non-volatile memory unit, and directly loads the OS image thus acquired to execute the operating system.Type: GrantFiled: June 29, 2022Date of Patent: December 19, 2023Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Yu-Shu Yeh, Heng-Chia Hsu, Chen-Yin Lin, Chien-Chung Wang, Chin-Hung Tan
-
Publication number: 20230153255Abstract: A method of data synchronization is to be implemented by a redundant server system including an active input/output module (IOM) and a passive IOM. The method includes: allocating a primary transfer buffer in the active IOM; allocating a secondary transfer buffer in the passive IOM; collecting pieces of secondary dedicated-sensor data, and storing the pieces of secondary dedicated-sensor data in the primary transfer buffer at once; collecting pieces of primary dedicated-sensor data; after the pieces of primary dedicated-sensor data have been collected, updating the primary state data based on the pieces of primary dedicated-sensor data thus collected and the pieces of secondary dedicated-sensor data stored in the primary transfer buffer at once, and storing the primary state data thus updated in the secondary transfer buffer; and updating the secondary state data based on the primary state data that have been updated and that are stored in the secondary transfer buffer.Type: ApplicationFiled: November 3, 2022Publication date: May 18, 2023Applicant: Mitac Computing Technology CorporationInventors: Chin-Hung TAN, Heng-Chia HSU, Chien-Chung WANG, Yu-Shu YEH, Chen-Yin LIN
-
Publication number: 20230009689Abstract: A boot method for an embedded system is provided. The embedded system includes two mainboards each provided with a baseboard management controller (BMC), a non-volatile memory unit and a network adapter. When the embedded system is turned on, each of the BMCs performs a boot procedure, and then loads an operating system (OS) image file from a corresponding non-volatile memory unit to execute an operating system. When one BMC fails to load the OS image file or to execute the operating system, the BMC causes the corresponding network adapter to communicate with the other network adapter to acquire the OS image file from, the non-volatile memory unit on the other mainboard, so as to replace the OS image file in the corresponding non-volatile memory unit, and directly loads the OS image thus acquired to execute the operating system.Type: ApplicationFiled: June 29, 2022Publication date: January 12, 2023Inventors: Yu-Shu YEH, Heng-Chia HSU, Chen-Yin LIN, Chien-Chung WANG, Chin-Hung TAN
-
Publication number: 20220163937Abstract: An integrated control management system includes an input output device. The input output device includes a database, a memory module, a first processing module, and a second processing module. The memory module receives and stores a plurality of integrated control commands, and one of the integrated control commands is generated based on a hardware control command for setting a hardware control transmitted by another input and output device. The first processing module reads the integrated control command from the memory module and obtains the hardware control data from the integrated control command. The first processing module updates the hardware control data to the database. The second processing module reads the database and updates the hardware control data stored in the database to another database in another input output device. The second processing module sets the hardware control based on the hardware control data stored in the database.Type: ApplicationFiled: November 11, 2021Publication date: May 26, 2022Applicant: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Heng-Chia HSU, Chen-Yin LIN, Yu-Shu YEH, Chien-Chung WANG, Chin-Hung TAN
-
Patent number: 11177774Abstract: An amplifier device includes an alternate current (AC) coupling circuit, an amplifier circuit, and a first bias circuit. The amplifier circuit is configured to amplify an input signal to generate an output signal, in which the amplifier circuit includes a first input terminal, and the first input terminal receives the input signal via the AC coupling circuit. The first bias circuit is configured to apply a first bias voltage to the first input terminal according to one of the output signal and a first voltage, such that the amplifier circuit amplifies the input signal to output the output signal.Type: GrantFiled: May 7, 2020Date of Patent: November 16, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Heng-Chia Hsu, Jun Yang
-
Patent number: 11177457Abstract: A display apparatus includes a substrate, an element layer, a protective film, a mechanical member, a first adhesive layer and a second adhesive layer. An opening of the protective film is located between a first portion of the protective film and a second portion of the protective film. The first portion of the protective film, the second portion of the protective film and the opening of the protective film are respectively overlapped with a first portion of the substrate, a second portion of the substrate and a third portion of the substrate. The first adhesive layer and the second adhesive layer are respectively disposed on a first surface and a second surface of the mechanical member. The third portion of the substrate is connected between the first portion of the substrate and the second portion of the substrate, and the third portion of the substrate is bent.Type: GrantFiled: October 4, 2019Date of Patent: November 16, 2021Assignee: Au Optronics CorporationInventors: Chih-Tsung Lee, Zih-Shuo Huang, Yi-Wei Tsai, Ko-Chin Chung, Ming-Chang Hsu, Heng-Chia Hsu
-
Publication number: 20210099132Abstract: An amplifier device includes an alternate current (AC) coupling circuit, an amplifier circuit, and a first bias circuit. The amplifier circuit is configured to amplify an input signal to generate an output signal, in which the amplifier circuit includes a first input terminal, and the first input terminal receives the input signal via the AC coupling circuit. The first bias circuit is configured to apply a first bias voltage to the first input terminal according to one of the output signal and a first voltage, such that the amplifier circuit amplifies the input signal to output the output signal.Type: ApplicationFiled: May 7, 2020Publication date: April 1, 2021Inventors: HENG-CHIA HSU, JUN YANG
-
Publication number: 20200235334Abstract: A display apparatus includes a substrate, an element layer, a protective film, a mechanical member, a first adhesive layer and a second adhesive layer. An opening of the protective film is located between a first portion of the protective film and a second portion of the protective film. The first portion of the protective film, the second portion of the protective film and the opening of the protective film are respectively overlapped with a first portion of the substrate, a second portion of the substrate and a third portion of the substrate. The first adhesive layer and the second adhesive layer are respectively disposed on a first surface and a second surface of the mechanical member. The third portion of the substrate is connected between the first portion of the substrate and the second portion of the substrate, and the third portion of the substrate is bent.Type: ApplicationFiled: October 4, 2019Publication date: July 23, 2020Applicant: Au Optronics CorporationInventors: Chih-Tsung Lee, Zih-Shuo Huang, Yi-Wei Tsai, Ko-Chin Chung, Ming-Chang Hsu, Heng-Chia Hsu
-
Patent number: 10027318Abstract: A transmission circuit includes: a first transistor, a first current source, a third transistor. The first transistor has a source terminal coupled to a first reference voltage terminal of the transmission circuit and a drain terminal coupled to a first output terminal of the transmission circuit. The first current source is coupled between a gate terminal of the first transistor and a second reference voltage terminal of the transmission circuit. The third transistor has a drain terminal coupled to the first output terminal of the transmission circuit, a source terminal coupled to the second reference voltage terminal of the transmission circuit, and a gate terminal for receiving a first input signal. The first transistor is of a first conducting type, and the second transistor is of a second conducting type different from the first conducting type.Type: GrantFiled: March 7, 2017Date of Patent: July 17, 2018Assignee: Realtek Semiconductor Corp.Inventor: Heng-Chia Hsu
-
Patent number: 10001987Abstract: A method is for updating an original firmware file of an I/O module which communicates with multiple host-end devices and stores the original firmware file. The method includes: receiving a current-received data packet from one host-end device; when it is determined that the current-received data packet is a first data packet constituting an update file, and that the original firmware file is not undergoing an update process, setting a status flag to indicate that the original firmware file is undergoing an update process, storing the current-received data packet; and repeating the previous steps when it is determined that the current-received data packet is not a last one data packet constituting the update file.Type: GrantFiled: April 25, 2017Date of Patent: June 19, 2018Assignee: Mitac Computing Technology CorporationInventors: Yi-Lan Lin, Jen-Chih Lee, Kwang-Chao Chen, Hung-Tar Lin, Li-Tien Chang, Heng-Chia Hsu
-
Publication number: 20170357497Abstract: A method is for updating an original firmware file of an I/O module which communicates with multiple host-end devices and stores the original firmware file. The method includes: receiving a current-received data packet from one host-end device; when it is determined that the current-received data packet is a first data packet constituting an update file, and that the original firmware file is not undergoing an update process, setting a status flag to indicate that the original firmware file is undergoing an update process, storing the current-received data packet; and repeating the previous steps when it is determined that the current-received data packet is not a last one data packet constituting the update file.Type: ApplicationFiled: April 25, 2017Publication date: December 14, 2017Inventors: Yi-Lan LIN, Jen-Chih LEE, Kwang-Chao CHEN, Hung-Tar LIN, Li-Tien CHANG, Heng-Chia HSU
-
Publication number: 20170179942Abstract: A transmission circuit includes: a first transistor, a first current source, a third transistor. The first transistor has a source terminal coupled to a first reference voltage terminal of the transmission circuit and a drain terminal coupled to a first output terminal of the transmission circuit. The first current source is coupled between a gate terminal of the first transistor and a second reference voltage terminal of the transmission circuit. The third transistor has a drain terminal coupled to the first output terminal of the transmission circuit, a source terminal coupled to the second reference voltage terminal of the transmission circuit, and a gate terminal for receiving a first input signal. The first transistor is of a first conducting type, and the second transistor is of a second conducting type different from the first conducting type.Type: ApplicationFiled: March 7, 2017Publication date: June 22, 2017Inventor: Heng-Chia Hsu
-
Patent number: 9628069Abstract: A transmission circuit includes: a first transistor, having a source terminal coupled to a first reference voltage terminal of the transmission circuit and a drain terminal coupled to a first output terminal of the transmission circuit; a second transistor, having a source terminal coupled to a gate of the first transistor, and a drain terminal coupled to the first output terminal of the transmission circuit; and a third transistor, having a drain terminal coupled to the first output terminal of the transmission, a source terminal coupled to a second reference voltage terminal of the transmission, and a gate terminal for receiving a first input signal; wherein the first and second transistors are of a first conducting type, and the third transistor is of a second conducting type different from the first conducting type.Type: GrantFiled: July 17, 2015Date of Patent: April 18, 2017Assignee: Realtek Semiconductor Corp.Inventor: Heng-Chia Hsu
-
Patent number: 9500692Abstract: A detecting circuit for determining a connection status between a first pin and a second pin includes a signal generation unit, a logic unit and a determining unit. The signal generation unit is coupled to the first pin, and arranged for generating a first signal to the first pin. The logic unit is coupled to the signal generation unit and the second pin, and arranged for generating a determining signal according to the first signal inputted to the first pin and a second signal received from the second pin. The determining unit is coupled to the logic unit, and arranged for determining the connection status between the first pin and the second pin according to the determining signal.Type: GrantFiled: July 9, 2014Date of Patent: November 22, 2016Assignee: Realtek Semiconductor Corp.Inventor: Heng-Chia Hsu
-
Publication number: 20160020761Abstract: A transmission circuit includes: a first transistor, having a source terminal coupled to a first reference voltage terminal of the transmission circuit and a drain terminal coupled to a first output terminal of the transmission circuit; a second transistor, having a source terminal coupled to a gate of the first transistor, and a drain terminal coupled to the first output terminal of the transmission circuit; and a third transistor, having a drain terminal coupled to the first output terminal of the transmission, a source terminal coupled to a second reference voltage terminal of the transmission, and a gate terminal for receiving a first input signal; wherein the first and second transistors are of a first conducting type, and the third transistor is of a second conducting type different from the first conducting type.Type: ApplicationFiled: July 17, 2015Publication date: January 21, 2016Inventor: Heng-Chia Hsu
-
Publication number: 20150015271Abstract: A detecting circuit for determining a connection status between a first pin and a second pin includes a signal generation unit, a logic unit and a determining unit. The signal generation unit is coupled to the first pin, and arranged for generating a first signal to the first pin. The logic unit is coupled to the signal generation unit and the second pin, and arranged for generating a determining signal according to the first signal inputted to the first pin and a second signal received from the second pin. The determining unit is coupled to the logic unit, and arranged for determining the connection status between the first pin and the second pin according to the determining signal.Type: ApplicationFiled: July 9, 2014Publication date: January 15, 2015Inventor: Heng-Chia Hsu