Patents by Inventor Hideaki Tanishima
Hideaki Tanishima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7295039Abstract: A buffer circuit for reducing leakage current and for protecting circuits from electrostatic discharge (“ESD”). A power supply circuit of an input/output buffer includes a transistor circuit connected to a high-potential power supply, a transistor circuit connected to a low-potential power supply, and a protection circuit connected between the two transistor circuits. The on-resistance of the transistor circuit is small. The transistor circuit generates a reference voltage close to the voltage of the high-potential power supply. The gate and source of the transistor circuits are connected to each other. This significantly reduces leakage current flowing from the reference voltage to the low-potential power supply. The protection circuit has resistance that lowers voltage at a high voltage terminal of the second transistor and reduces current flowing to the second transistor when a great amount of current flows through the first transistor circuit due to the occurrence of ESD.Type: GrantFiled: March 4, 2005Date of Patent: November 13, 2007Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Patent number: 7268592Abstract: An input/output buffer that protects a circuit from voltage signals provided from an external device. The input/output buffer includes a reference power generation circuit connected to a high voltage power supply and a low voltage power supply to convert the voltage of an external voltage signal and generate reference power. The reference power generation circuit has a protection circuit including a plurality of MOS transistors for decreasing the voltage of the external voltage signal to a predetermined voltage when the input/output buffer is not supplied with the voltage of the high voltage power supply. Each of the MOS transistors has a back gate connected to a predetermined node at which the voltage is less than the voltage of the high voltage power supply and greater than the voltage of the low voltage power supply.Type: GrantFiled: May 24, 2005Date of Patent: September 11, 2007Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Publication number: 20060103423Abstract: A buffer circuit for reducing leakage current and for protecting circuits from electrostatic discharge (“ESD”). A power supply circuit of an input/output buffer includes a transistor circuit connected to a high-potential power supply, a transistor circuit connected to a low-potential power supply, and a protection circuit connected between the two transistor circuits. The on-resistance of the transistor circuit is small. The transistor circuit generates a reference voltage close to the voltage of the high-potential power supply. The gate and source of the transistor circuits are connected to each other. This significantly reduces leakage current flowing from the reference voltage to the low-potential power supply. The protection circuit has resistance that lowers voltage at a high voltage terminal of the second transistor and reduces current flowing to the second transistor when a great amount of current flows through the first transistor circuit due to the occurrence of ESD.Type: ApplicationFiled: March 4, 2005Publication date: May 18, 2006Inventor: Hideaki Tanishima
-
Patent number: 7023946Abstract: A signal processor used to process an analog read signal representing data stored on a magnetic disk allows for a faster read operation without requiring an increase in its circuit area or buffer memory space. The signal processor includes a decision feedback equalizer which selectively provides a feedback signal added to a read signal in reproducing data read from a storage medium. The signal processor also performs error correction. In performing error correction, the load of the error correcting process is detected and the processing speed is altered depending upon the detected load.Type: GrantFiled: November 6, 2002Date of Patent: April 4, 2006Assignee: Fujitsu LimitedInventors: Masaru Sawada, Tsuyoshi Tomita, Yoshitaka Nakata, Tsunehiko Moriuchi, Kenichi Yamakura, Hideaki Tanishima, Fumiaki Uematsu, Koji Horibe, Manabu Nakano
-
Publication number: 20050206324Abstract: An input/output buffer that protects a circuit from voltage signals provided from an external device. The input/output buffer includes a reference power generation circuit connected to a high voltage power supply and a low voltage power supply to convert the voltage of an external voltage signal and generate reference power. The reference power generation circuit has a protection circuit including a plurality of MOS transistors for decreasing the voltage of the external voltage signal to a predetermined voltage when the input/output buffer is not supplied with the voltage of the high voltage power supply. Each of the MOS transistors has a back gate connected to a predetermined node at which the voltage is less than the voltage of the high voltage power supply and greater than the voltage of the low voltage power supply.Type: ApplicationFiled: May 24, 2005Publication date: September 22, 2005Inventor: Hideaki Tanishima
-
Patent number: 6924673Abstract: An input/output buffer that protects a circuit from voltage signals provided from an external device. The input/output buffer includes a reference power generation circuit connected to a high voltage power supply and a low voltage power supply to convert the voltage of an external voltage signal and generate reference power. The reference power generation circuit has a protection circuit including a plurality of MOS transistors for decreasing the voltage of the external voltage signal to a predetermined voltage when the input/output buffer is not supplied with the voltage of the high voltage power supply. Each of the MOS transistors has a back gate connected to a predetermined node at which the voltage is less than the voltage of the high voltage power supply and greater than the voltage of the low voltage power supply.Type: GrantFiled: February 20, 2003Date of Patent: August 2, 2005Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Patent number: 6791918Abstract: A data recording apparatus that accurately records constant linear velocity (CLV) or zone constant linear velocity (ZCLV) data on a recording medium while rotating the recording medium based on the CAV method. A data recording apparatus supplies data recorded on a recording medium, which is rotated by a motor, to a pickup device. The pickup device generates position information indicating the position of the pickup device with respect to the recording medium. The apparatus includes a recording control circuit that controls the motor such that the recording medium is rotated in a manner compliant with a constant angular velocity (CAV) method and controls an output rate of the data supplied to the pickup device based on the position information such that the data is recorded on the recording medium in a manner compliant with a CLV or a ZCLV method.Type: GrantFiled: November 22, 2000Date of Patent: September 14, 2004Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Publication number: 20030222684Abstract: An input/output buffer that protects a circuit from voltage signals provided from an external device. The input/output buffer includes a reference power generation circuit connected to a high voltage power supply and a low voltage power supply to convert the voltage of an external voltage signal and generate reference power. The reference power generation circuit has a protection circuit including a plurality of MOS transistors for decreasing the voltage of the external voltage signal to a predetermined voltage when the input/output buffer is not supplied with the voltage of the high voltage power supply. Each of the MOS transistors has a back gate connected to a predetermined node at which the voltage is less than the voltage of the high voltage power supply and greater than the voltage of the low voltage power supply.Type: ApplicationFiled: February 20, 2003Publication date: December 4, 2003Applicant: FUJITSU LIMITEDInventor: Hideaki Tanishima
-
Patent number: 6600779Abstract: A signal processor used to process an analog read signal representing data stored on a magnetic disk allows for a faster read operation without requiring an increase in its circuit area or buffer memory space. The signal processor includes a decision feedback equalizer which selectively provides a feedback signal added to a read signal in reproducing data read from a storage medium. The signal processor also performs error correction. In performing error correction, the load of the error correcting process is detected and the processing speed is altered depending upon the detected load.Type: GrantFiled: March 23, 1999Date of Patent: July 29, 2003Assignee: Fujitsu LimitedInventors: Masaru Sawada, Tsuyoshi Tomita, Yoshitaka Nakata, Tsunehiko Moriuchi, Kenichi Yamakura, Hideaki Tanishima, Fumiaki Uematsu, Koji Horibe, Manabu Nakano
-
Publication number: 20030067975Abstract: A signal processor used to process an analog read signal representing data stored on a magnetic disk allows for a faster read operation without requiring an increase in its circuit area or buffer memory space. The signal processor includes a decision feedback equalizer which selectively provides a feedback signal added to a read signal in reproducing data read from a storage medium. The signal processor also performs error correction. In performing error correction, the load of the error correcting process is detected and the processing speed is altered depending upon the detected load.Type: ApplicationFiled: November 6, 2002Publication date: April 10, 2003Applicant: Fujitsu, Ltd.Inventors: Kenichi Yamakura, Hideaki Tanishima, Fumiaki Uematsu, Koji Horibe, Manabu Nakano
-
Patent number: 6111468Abstract: A charge pump circuit which may be used in a PLL includes a charge/discharge circuit, a detection circuit and an adjusting circuit. The charge/discharge circuit performs a charge operation in response to a first pulse signal and a discharge operation in response to a second pulse signal and outputs an output signal having a voltage based on the charge and the discharge operations. The detection circuit detects whether a charge operation or a discharge operation was performed and generates a control signal. The adjusting circuit adjusts the charge and discharge operations so that a charge amount and a discharge amount per unit time become substantially equal to each other.Type: GrantFiled: June 25, 1998Date of Patent: August 29, 2000Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Patent number: 6058152Abstract: A phase comparator apparatus compares a first input signal and a second input signal to output first or second compare output signal. The apparatus includes a detector circuit and a compare output generator circuit. The detector circuit detects the phase difference between the first and second signals to output a detection signal. The compare output generator circuit determines the phase deviation between the first and second input signals using the detection signal and the second input signal. The compare output generator circuit outputs the first compare output signal when the second input signal lags behind the first input signal and outputs the second compare output signal when the second input signal leads the first input signal.Type: GrantFiled: October 10, 1997Date of Patent: May 2, 2000Assignee: Fujitsu LimitedInventor: Hideaki Tanishima
-
Patent number: 5877907Abstract: An apparatus for demodulating a data signal read from a recording medium, in which data is recorded on at least a portion of the recording medium. The data is recorded using a recording system having a substantially constant linear velocity. In this manner, the recording medium is rotated at a substantially constant speed during the reading of data signals such that one of a frequency and an amplitude of the read data signal varies. The apparatus includes a signal processor for processing the read data signal in response to a change in one of the frequency and amplitude to produce a processed data signal suitable for demodulation. Once the processed data signal is produced, a demodulator operates to demodulate the data signal and to produce a demodulated data signal.Type: GrantFiled: September 30, 1996Date of Patent: March 2, 1999Assignee: Fujitsu LimitedInventors: Hideaki Tanishima, Noriko Tomita, Masato Tomita