Patents by Inventor Hidehiko Sasaki
Hidehiko Sasaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11404286Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering only top faces on the upper surface side of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: GrantFiled: March 20, 2020Date of Patent: August 2, 2022Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 11062983Abstract: A substrate for mounting a semiconductor element thereon has columnar terminal portions formed by concavities provided on an upper surface of a metal plate made of a copper-based material, and is provided with a roughened silver plating layer having acicular projections, applied, as the outermost plating layer, to top faces of the columnar terminal portions. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The substrate for mounting a semiconductor element thereon facilitates thin design of semiconductor packages produced by flip-chip mounting, can be manufactured with improved productivity owing to reduction in cost and operation time, achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: GrantFiled: March 20, 2020Date of Patent: July 13, 2021Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 10903150Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering top faces and faces that form concavities or a through hole between the top faces and bottom faces of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: GrantFiled: March 20, 2020Date of Patent: January 26, 2021Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 10847451Abstract: A device for mounting a semiconductor element includes a metal plate serving as a base, a roughened silver plating layer with acicular projections, formed on at least either of: (a) top faces; and (b) faces that form concavities or through holes between the top faces and bottom faces; of the metal plate, and a reinforcing plating layer covering, as an outermost plating layer, an outer surface of the acicular projections in the roughened silver plating layer. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. An outer surface of the reinforcing plating layer is shaped to have acicular projections with a surface area ratio of 1.30 or more and 6.00 or less to the corresponding smooth surface, as inheriting the shape of the acicular projections in the roughened silver plating layer.Type: GrantFiled: March 27, 2020Date of Patent: November 24, 2020Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 10811346Abstract: A lead frame includes a lead frame substrate made of a copper-based material, plating layers composed of nickel, palladium and gold layers laminated in this order on top faces and bottom faces of the lead frame substrate, and a roughened silver plating layer having acicular projections, provided as an outermost plating layer and covering faces of the lead frame substrate that form concavities or a through hole between the top faces and the bottom faces of the lead frame substrate. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: GrantFiled: March 20, 2020Date of Patent: October 20, 2020Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200312752Abstract: A substrate for mounting a semiconductor element thereon includes a metal plate and columnar terminal portions composed only of plating layers and formed on one-side surface of the metal plate. The columnar terminal portions include, as an outermost plating layer, a roughened silver plating layer having acicular projections. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The substrate for mounting a semiconductor element thereon can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer, which are to serve as terminals and the like, to be thin.Type: ApplicationFiled: March 24, 2020Publication date: October 1, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200312753Abstract: A device for mounting a semiconductor element includes a metal plate serving as a base, a roughened silver plating layer with acicular projections, formed on at least either of: (a) top faces; and (b) faces that form concavities or through holes between the top faces and bottom faces; of the metal plate, and a reinforcing plating layer covering, as an outermost plating layer, an outer surface of the acicular projections in the roughened silver plating layer. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. An outer surface of the reinforcing plating layer is shaped to have acicular projections with a surface area ratio of 1.30 or more and 6.00 or less to the corresponding smooth surface, as inheriting the shape of the acicular projections in the roughened silver plating layer.Type: ApplicationFiled: March 27, 2020Publication date: October 1, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200303289Abstract: A substrate for mounting a semiconductor element thereon has columnar terminal portions formed by concavities provided on an upper surface of a metal plate made of a copper-based material, and is provided with a roughened silver plating layer having acicular projections, applied, as the outermost plating layer, to top faces of the columnar terminal portions. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The substrate for mounting a semiconductor element thereon facilitates thin design of semiconductor packages produced by flip-chip mounting, can be manufactured with improved productivity owing to reduction in cost and operation time, achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: ApplicationFiled: March 20, 2020Publication date: September 24, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200303287Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering the entire surface of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: ApplicationFiled: March 20, 2020Publication date: September 24, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200303288Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering top faces and faces that form concavities or a through hole between the top faces and bottom faces of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: ApplicationFiled: March 20, 2020Publication date: September 24, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200303286Abstract: A lead frame includes a lead frame substrate made of a copper-based material, plating layers composed of nickel, palladium and gold layers laminated in this order on top faces and bottom faces of the lead frame substrate, and a roughened silver plating layer having acicular projections, provided as an outermost plating layer and covering faces of the lead frame substrate that form concavities or a through hole between the top faces and the bottom faces of the lead frame substrate. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: ApplicationFiled: March 20, 2020Publication date: September 24, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20200303210Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering only top faces on the upper surface side of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: ApplicationFiled: March 20, 2020Publication date: September 24, 2020Applicant: Ohkuchi Materials Co., Ltd.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 10777492Abstract: A substrate for mounting a semiconductor element thereon includes a metal plate and columnar terminal portions composed only of plating layers and formed on one-side surface of the metal plate. The columnar terminal portions include, as an outermost plating layer, a roughened silver plating layer having acicular projections. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111> and <101>. The substrate for mounting a semiconductor element thereon can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer, which are to serve as terminals and the like, to be thin.Type: GrantFiled: March 24, 2020Date of Patent: September 15, 2020Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Patent number: 10763196Abstract: A lead frame includes, as an outermost plating layer, a roughened silver plating layer having acicular projections and covering the entire surface of a lead frame substrate made of a copper-based material. The roughened silver plating layer has a crystal structure in which the crystal direction <101> occupies a largest proportion among the crystal directions <001>, <111>, and <101>. The lead frame can be manufactured with improved productivity owing to reduction in cost and operation time, and achieves remarkably high adhesion to sealing resin while keeping the total thickness of plating layers including the silver plating layer to be thin.Type: GrantFiled: March 20, 2020Date of Patent: September 1, 2020Assignee: OHKUCHI MATERIALS CO., LTD.Inventors: Kaoru Hishiki, Keiichi Otaki, Hidehiko Sasaki, Kotaro Tomeoka
-
Publication number: 20180025060Abstract: An information providing device includes a server that is configured to: acquire position information representing a position of a user; derive a score of a behavior of the user at the position; analyze a taste of the user or a behavior tendency of the user based on the score; select recommendation information based on the taste or the behavior tendency of the user; and send the selected recommendation information to a terminal of the user.Type: ApplicationFiled: July 13, 2017Publication date: January 25, 2018Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Hidehiko SASAKI, Tomohito SONODA
-
Publication number: 20150108533Abstract: A drop in the luminous efficiency of a light-emitting element and the occurrence of mounting problems for the light-emitting element can be prevented even in a configuration in which an ESD protection element is provided within a mounting substrate. A light-emitting device includes a light-emitting element and a mounting substrate, having a first surface on which the light-emitting element is mounted and a second surface that is opposite from the first surface, that includes a semiconductor-based electrostatic discharge protection element portion that is provided on the second surface side and is connected to the light-emitting element.Type: ApplicationFiled: November 11, 2014Publication date: April 23, 2015Applicant: MURATA MANUFACTURING CO., LTD.Inventors: Masakazu FUKUMITSU, Hidehiko SASAKI, Teiji YAMAMOTO
-
Patent number: 7208777Abstract: The field-effect semiconductor device includes a channel layer; a contact layer; a semiconductor structure having an electron-affinity different from those of the channel layer and the contact layer and formed between the channel layer and the contact layer; an ohmic electrode formed on the contact layer; and a Schottky electrode formed on the semiconductor structure. The junction face between the channel layer and the semiconductor structure and the junction face between the contact layer and the semiconductor structure are iso-type heterojunctions.Type: GrantFiled: September 11, 2000Date of Patent: April 24, 2007Assignee: Murata Manufacturing Co., Ltd.Inventors: Makoto Inai, Hidehiko Sasaki
-
Patent number: 7012286Abstract: A heterojunction field effect transistor operative from the micro wave band to the millimeter wave band has a gate recess structure formed in a manner such that its eye-empty areas have a significant effect on the voltage durability of the transistor. The eye-empty areas extend from a gate electrode to a source electrode as well as to a drain electrode and are formed by at least two material layers having different impurity concentrations, thereby making it possible to obtain an improved heterojunction field effect transistor having a reduced series resistance and an increased voltage durability.Type: GrantFiled: September 26, 2002Date of Patent: March 14, 2006Assignee: Murata Manufacturing Co., Ltd.Inventors: Makoto Inai, Hidehiko Sasaki
-
Patent number: 6727126Abstract: A fine electrode-forming masking member for forming fine gate electrodes, which can decrease gate length of a gate electrode of a field effect transistor. The method includes forming a first masking member having penetrating portions formed into opening patterns in conformity with the fine gate electrodes, on a semiconductor substrate using a photosensitive resin; and heating the first masking member so that parts of sidewalk in contact with the substrate of the penetrating portions flow along the semiconductor substrate to form extension portions. Accordingly, the widths of the penetrating portions at the bottom surface side are decreased so as to form the opening patterns. Gate electrodes are formed on regions of the semiconductor substrate exposed through the opening patterns while the substrate is masked with the fine electrode-forming masking member.Type: GrantFiled: December 30, 2002Date of Patent: April 27, 2004Assignee: Murata Manufacturing Co., Ltd.Inventors: Makoto Inai, Eiji Tai, Hidehiko Sasaki
-
Patent number: 6605831Abstract: A field-effect semiconductor device includes a channel layer; a barrier structure formed on the channel layer and including a plurality of semiconductor layers; a plurality of ohmic electrodes formed above the barrier structure; and a Schottky electrode formed on the barrier structure between the ohmic electrodes. The barrier structure has an electron-affinity less than that of the channel layer and includes at least two heavily doped layers and a lightly doped layer provided therebetween.Type: GrantFiled: September 11, 2000Date of Patent: August 12, 2003Assignee: Murata Manufacturing Co., Ltd.Inventors: Makoto Inai, Hidehiko Sasaki