Patents by Inventor Hideki Okawara
Hideki Okawara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11003581Abstract: An arithmetic processing device includes circuitry configured to add an identifier of a request source that generates a prefetch request into the prefetch request, and output, in response to detecting a certain number of cache hits less than a first threshold, each of the cache hits occurring in a first cache memory provided at a lower hierarchical level than a second cache memory by each prefetch request into which a first identifier is added, a notification for suppressing a prefetch request issued for the lower hierarchical level of the first cache memory from a first request source identified by the first identifier.Type: GrantFiled: June 26, 2019Date of Patent: May 11, 2021Assignee: FUJITSU LIMITEDInventors: Masakazu Tanomoto, Hideki Okawara
-
Publication number: 20200026650Abstract: An arithmetic processing device includes circuitry configured to add an identifier of a request source that generates a prefetch request into the prefetch request, and output, in response to detecting a certain number of cache hits less than a first threshold, each of the cache hits occurring in a first cache memory provided at a lower hierarchical level than a second cache memory by each prefetch request into which a first identifier is added, a notification for suppressing a prefetch request issued for the lower hierarchical level of the first cache memory from a first request source identified by the first identifier.Type: ApplicationFiled: June 26, 2019Publication date: January 23, 2020Applicant: FUJITSU LIMITEDInventors: Masakazu Tanomoto, Hideki Okawara
-
Patent number: 10496540Abstract: A processor includes a cache memory, an issuing unit that issues, with respect to all element data as a processing object of a load instruction, a cache request to the cache memory for each of a plurality of groups which are divided to include element data, a comparing unit that compares addresses of the element data as the processing object of the load instruction, and determines whether element data in a same group are simultaneously accessible, and a control unit that accesses the cache memory according to the cache request registered in a load queue registering one or more cache requests issued from the issuing unit. The control unit processes by one access whole element data determined to be simultaneously accessible by the comparing unit.Type: GrantFiled: July 27, 2016Date of Patent: December 3, 2019Assignee: FUJITSU LIMITEDInventors: Hideki Okawara, Noriko Takagi, Yasunobu Akizuki, Kenichi Kitamura, Mikio Hondo
-
Patent number: 9990297Abstract: A processor includes an instruction executing unit which executes a memory access instruction, a cache memory unit disposed between a main memory which stores data related to the memory access instruction and the instruction executing unit, a control information retaining unit which retains control information related to a prefetch issued to the cache memory unit, an address information retaining unit which retains address information based on the memory access instruction executed in the past, and a control unit which generates and issues a hardware prefetch request. The control unit compares address information retained in the address information retaining unit and an access address in the memory access instruction executed, and generates and issues based on a comparison result a hardware prefetch request to the cache memory unit according to the control information of the control information retaining unit specified by specifying information added to the memory access instruction.Type: GrantFiled: July 29, 2016Date of Patent: June 5, 2018Assignee: FUJITSU LIMITEDInventors: Hideki Okawara, Masatoshi Haraguchi
-
Publication number: 20170060748Abstract: A processor includes a cache memory, an issuing unit that issues, with respect to all element data as a processing object of a load instruction, a cache request to the cache memory for each of a plurality of groups which are divided to include element data, a comparing unit that compares addresses of the element data as the processing object of the load instruction, and determines whether element data in a same group are simultaneously accessible, and a control unit that accesses the cache memory according to the cache request registered in a load queue registering one or more cache requests issued from the issuing unit. The control unit processes by one access whole element data determined to be simultaneously accessible by the comparing unit.Type: ApplicationFiled: July 27, 2016Publication date: March 2, 2017Applicant: FUJITSU LIMITEDInventors: Hideki Okawara, Noriko Takagi, YASUNOBU AKIZUKI, Kenichi Kitamura, Mikio Hondo
-
Publication number: 20170060751Abstract: A processor includes an instruction executing unit, which executes a memory access instruction, a cache memory unit, disposed between a main memory which stores data related, to the memory access instruction and the instruction executing unit, a control information retaining unit which retains control information related to a prefetch issued to the cache memory unit, an address information retaining unit which retains address information based on the memory access instruction executed in the past, and a control unit which generates and issues a hardware prefetch request. The control unit compares address information retained in the address information retaining unit and an access address in the memory access instruction executed, and generates and issues based on a comparison result a hardware prefetch request to the cache memory unit according to the control information of the control information retaining unit, specified by specifying information added to the memory access instruction.Type: ApplicationFiled: July 29, 2016Publication date: March 2, 2017Applicant: FUJITSU LIMITEDInventors: Hideki Okawara, Masatoshi Haraguchi
-
Publication number: 20140089599Abstract: A processor includes a cache write queue configured to store write requests, based on store instructions directed to a cache memory issued by an instruction issuing unit, into entries provided with stream_wait flag, and to output a write request including no stream_wait flag set thereon, from among the stored write requests, to a pipeline operating unit which performs pipeline operation with respect to the cache memory, the cache write queue being further configured to determine, when a stream flag attached to the store instruction is set, that there will be succeeding store instruction directed to a data area same as that accessed by the store instruction, to set the stream_wait flag so as to store the write request into the entry, to merge the write requests based on the store instructions, directed to the same data area, into a single write request, and then to hold the merged write request.Type: ApplicationFiled: July 25, 2013Publication date: March 27, 2014Applicant: FUJITSU LIMITEDInventor: Hideki OKAWARA
-
Patent number: 8683181Abstract: An arithmetic processor includes a first pipeline unit configured to execute a first instruction that is input; a second pipeline unit configured to execute a second instruction that is input; a registration unit into which an aborted instruction is registered, the aborted instruction being the first instruction when the first pipeline unit is unable to complete the first instruction or the second instruction when the second pipeline unit is unable to complete the second instruction; a determination unit configured to make a determination as to which one of the first pipeline unit and the second pipeline unit is operating under a lower load; and an input unit configured to input, in the first pipeline unit or the second pipeline unit that is determined as operating under the lower load by the determination unit, the aborted instruction that is registered in the registration unit.Type: GrantFiled: December 9, 2010Date of Patent: March 25, 2014Assignee: Fujitsu LimitedInventor: Hideki Okawara
-
Patent number: 8225070Abstract: An information processing apparatus including a main memory and a processor, the processor includes: a cache memory that stores data fetched to the cache memory; an instruction processing unit that accesses a part of the data in the cache memory sub block by sub block; an entry holding unit that holds a plurality of entries including a plurality of block addresses and access history information; and a controller that controls fetching of data from the main memory to the cache memory, while the access by the instruction processing unit to sub blocks of data in a block indicated by another of the entries immediately preceding the one of the entries, in accordance with order of the access from the instruction processing unit to sub blocks in the block indicated by the another of the entries and access history information associated with the one of the entries.Type: GrantFiled: December 16, 2009Date of Patent: July 17, 2012Assignee: Fujitsu LimitedInventors: Hideki Okawara, Iwao Yamazaki
-
Patent number: 8166250Abstract: An information processing unit includes at least one cache memory provided between an instruction execution section and a storage section and a control section controlling content of address information based on a result of comparison processing between an address requested by a hardware prefetch request issuing section for memory access and address information held in an address information holding section, wherein when the control section causes the address information holding section to hold address information or address information in the address information holding section is updated, overwrite processing on the address information is inhibited for a predetermined time.Type: GrantFiled: December 15, 2008Date of Patent: April 24, 2012Assignee: Fujitsu LimitedInventors: Hideki Okawara, Masatoshi Haraguchi
-
Publication number: 20110161629Abstract: An arithmetic processor includes a first pipeline unit configured to execute a first instruction that is input; a second pipeline unit configured to execute a second instruction that is input; a registration unit into which an aborted instruction is registered, the aborted instruction being the first instruction when the first pipeline unit is unable to complete the first instruction or the second instruction when the second pipeline unit is unable to complete the second instruction; a determination unit configured to make a determination as to which one of the first pipeline unit and the second pipeline unit is operating under a lower load; and an input unit configured to input, in the first pipeline unit or the second pipeline unit that is determined as operating under the lower load by the determination unit, the aborted instruction that is registered in the registration unit.Type: ApplicationFiled: December 9, 2010Publication date: June 30, 2011Applicant: FUJITSU LIMITEDInventor: Hideki Okawara
-
Patent number: 7954102Abstract: In regard to a scheduling method in a multithreading processor, a thread to be executed is dynamically selected from the threads allotted to the context units according to an operation state of the multithreading processor, and the number of threads to be executed simultaneously or the combination thereof is changed. Also, at the time of context switching, threads to be allotted to the context units are dynamically selected according to an operation state of the multithreading processor. As an example of a method for deciding the operation state, the decision is made by whether a set reference value is exceeded by the number of fetch stall times in a predetermined period on a thread-by-thread basis, number of missing cache times, memory access latency, IPC counter, or the like.Type: GrantFiled: May 5, 2005Date of Patent: May 31, 2011Assignee: Fujitsu LimitedInventor: Hideki Okawara
-
Publication number: 20100095070Abstract: An information processing apparatus including a main memory and a processor, the processor includes: a cache memory that stores data fetched to the cache memory; an instruction processing unit that accesses a part of the data in the cache memory sub block by sub block; an entry holding unit that holds a plurality of entries including a plurality of block addresses and access history information; and a controller that controls fetching of data from the main memory to the cache memory, while the access by the instruction processing unit to sub blocks of data in a block indicated by another of the entries immediately preceding the one of the entries, in accordance with order of the access from the instruction processing unit to sub blocks in the block indicated by the another of the entries and access history information associated with the one of the entries.Type: ApplicationFiled: December 16, 2009Publication date: April 15, 2010Inventors: HIDEKI OKAWARA, IWAO YAMAZAKI
-
Publication number: 20090240887Abstract: An information processing unit includes at least one cache memory provided between an instruction execution section and a storage section and a control section controlling content of address information based on a result of comparison processing between an address requested by a hardware prefetch request issuing section for memory access and address information held in an address information holding section, wherein when the control section causes the address information holding section to hold address information or address information in the address information holding section is updated, overwrite processing on the address information is inhibited for a predetermined time.Type: ApplicationFiled: December 15, 2008Publication date: September 24, 2009Applicant: Fujitsu LimitedInventors: Hideki OKAWARA, Masatoshi Haraguchi
-
Publication number: 20050210471Abstract: In regard to a scheduling method in a multithreading processor, a thread to be executed is dynamically selected from the threads allotted to the context units according to an operation state of the multithreading processor, and the number of threads to be executed simultaneously or the combination thereof is changed. Also, at the time of context switching, threads to be allotted to the context units are dynamically selected according to an operation state of the multithreading processor. As an example of a method for deciding the operation state, the decision is made by whether a set reference value is exceeded by the number of fetch stall times in a predetermined period on a thread-by-thread basis, number of missing cache times, memory access latency, IPC counter, or the like.Type: ApplicationFiled: May 5, 2005Publication date: September 22, 2005Applicant: FUJITSU LIMITEDInventor: Hideki Okawara
-
Patent number: 5508293Abstract: Disclosed are pyridinecarboximidamides having a vasodilating effect (hypotensive activity or antianginal activity), and acid adduct salts thereof. ##STR1## wherein when R.sup.1 represents an alkyl, hydroxyalkyl, carboxyl, amino, acylamino, alkylamino, dialkylamino, aralkylamino, alkylsulfonamide, bisalkylsulfonylamino or hydroxyl group, R.sup.2 represents a hydrogen atom and R.sup.3 represents a nitroxyl, 2-chlorophenyl or phenyl group; andwhen R.sup.1 represents a hydrogen atom, R.sup.2 represents an alkyl, hydroxyalkyl, carboxyl, amino, acylamino, alkylamino, dialkylamino, aralkylamino, alkylsulfonamide, bisalkylsulfonylamino or hydroxyl group and R.sup.3 represents a nitroxyl, 2-chlorophenyl or phenyl group.There is also disclosed the use of the compounds represented by the formula (I) for antihypertensive or antianginal purpose.Type: GrantFiled: September 27, 1994Date of Patent: April 16, 1996Assignee: Kirin Beer Kabushiki KaishaInventors: Hideki Okawara, Tatsuo Nakajima, Nobuyuki Ogawa, Tomoko Kashiwabara, Soichiro Kaneta