Patents by Inventor Hideki Takauchi
Hideki Takauchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200209905Abstract: An electronic device includes: an integrated circuit including a first power source terminal to which a first voltage is supplied from a DC power source, a second power source terminal to which a second voltage is supplied from the DC power source, a third power source terminal coupled to the first power source terminal through an internal resistance, and a fourth power source terminal coupled to the second power source terminal; and a power source circuit including a first power source line that supplies the first voltage to the first power source terminal from the DC power source, a second power source line that supplies the second voltage to the second power source terminal from the DC power source, and a bypass capacitor coupled between the third power source terminal and the fourth power source terminal.Type: ApplicationFiled: March 12, 2020Publication date: July 2, 2020Applicant: FUJITSU LIMITEDInventors: HIDEKI TAKAUCHI, Toshihiko Mori
-
Patent number: 10700789Abstract: An optical receiver includes a light receiving element array that includes a plurality of light receiving elements, a plurality of amplifiers that amplify respective currents obtained by the plurality of light receiving elements, a plurality of anode lines arranged in a region between the light receiving element array and the plurality of amplifiers, the plurality of anode lines coupling respective anodes of the plurality of light receiving elements to the plurality of amplifiers, respectively, and a cathode line disposed in a region different from the region between the light receiving element array and the plurality of amplifiers, the cathode line coupling respective cathodes of the plurality of light receiving elements to a bias power supply and a bypass capacitor.Type: GrantFiled: April 3, 2019Date of Patent: June 30, 2020Assignee: FUJITSU LIMITEDInventors: Takashi Shiraishi, Hideki Takauchi
-
Publication number: 20190312652Abstract: An optical receiver includes a light receiving element array that includes a plurality of light receiving elements, a plurality of amplifiers that amplify respective currents obtained by the plurality of light receiving elements, a plurality of anode lines arranged in a region between the light receiving element array and the plurality of amplifiers, the plurality of anode lines coupling respective anodes of the plurality of light receiving elements to the plurality of amplifiers, respectively, and a cathode line disposed in a region different from the region between the light receiving element array and the plurality of amplifiers, the cathode line coupling respective cathodes of the plurality of light receiving elements to a bias power supply and a bypass capacitor.Type: ApplicationFiled: April 3, 2019Publication date: October 10, 2019Applicant: FUJITSU LIMITEDInventors: Takashi Shiraishi, HIDEKI TAKAUCHI
-
Publication number: 20170277215Abstract: An electronic device includes: an integrated circuit including a first power source terminal to which a first voltage is supplied from a DC power source, a second power source terminal to which a second voltage is supplied from the DC power source, a third power source terminal coupled to the first power source terminal through an internal resistance, and a fourth power source terminal coupled to the second power source terminal; and a power source circuit including a first power source line that supplies the first voltage to the first power source terminal from the DC power source, a second power source line that supplies the second voltage to the second power source terminal from the DC power source, and a bypass capacitor coupled between the third power source terminal and the fourth power source terminal.Type: ApplicationFiled: January 25, 2017Publication date: September 28, 2017Applicant: FUJITSU LIMITEDInventors: HIDEKI TAKAUCHI, Toshihiko Mori
-
Patent number: 7948091Abstract: A mounting structure for a semiconductor element is disclosed. The semiconductor element is bonded to a die pad through an adhesive film, which is formed by applying a predetermined amount of a paste adhesive onto the surface of the die pad and placing the semiconductor element on the die pad so as to press and spread the adhesive between the lower surface of the semiconductor element and the die pad. A wire extends between the semiconductor element and a terminal pad disposed around the die pad. The die pad includes plural grooves in the surface thereof. Each of the grooves extends from the center of the die pad toward a peripheral edge of the die pad and ends at the inner side of the peripheral edge of the die pad.Type: GrantFiled: May 8, 2007Date of Patent: May 24, 2011Assignees: Fujitsu Component Limited, Fujitsu LimitedInventors: Yuko Ohse, Osamu Daikuhara, Hideki Takauchi
-
Publication number: 20080150163Abstract: A mounting structure for a semiconductor element is disclosed. The semiconductor element is bonded to a die pad through an adhesive film, which is formed by applying a predetermined amount of a paste adhesive onto the surface of the die pad and placing the semiconductor element on the die pad so as to press and spread the adhesive between the lower surface of the semiconductor element and the die pad. A wire extends between the semiconductor element and a terminal pad disposed around the die pad. The die pad includes plural grooves in the surface thereof. Each of the grooves extends from the center of the die pad toward a peripheral edge of the die pad and ends at the inner side of the peripheral edge of the die pad.Type: ApplicationFiled: May 8, 2007Publication date: June 26, 2008Applicants: Fujitsu Component Limited, Fujitsu LimitedInventors: Yuko Ohse, Osamu Daikuhara, Hideki Takauchi
-
Patent number: 7233172Abstract: A differential amplifier circuit has a latch unit and a differential input portion. A minute current is kept to flow through the differential input portion. Therefore, the differential amplifier circuit can accurately amplify even a signal high in speed and small in amplitude.Type: GrantFiled: February 12, 2002Date of Patent: June 19, 2007Assignee: Fujitsu LimitedInventors: Yoshie Kanamori, Hideki Takauchi, Hideki Ishida
-
Patent number: 7167027Abstract: A latch-type level converter has a signal-input transistor, a latch, and a clock-input transistor. The signal-input transistor, which is a high-voltage transistor, receives an input signal, and the latch holds data of the input signal received by the signal-input transistor. The clock-input transistor controls the operation in accordance with a clock. According to the latch-type level converter, not only can low-amplitude signals be accurately amplified, but also input signals having a common-mode voltage higher than the supply voltage can be received.Type: GrantFiled: April 3, 2003Date of Patent: January 23, 2007Assignee: Fujitsu LimitedInventors: Shinichiro Matsuo, Hideki Takauchi
-
Patent number: 7154918Abstract: A multiplexer circuit, converting parallel data into serial data and synchronized with a clock signal, has a plurality of multiplexer cells that receive the parallel data. Each of the multiplexer cells has a first load, a plurality of first conductivity type transistors, and a level-changing circuit. The first conductivity type transistors are connected in series between a first power source line and a second power source line, and the level-changing circuit changes a connection node of adjacent first conductivity type transistors to a level of the first power source line.Type: GrantFiled: March 28, 2002Date of Patent: December 26, 2006Assignee: Fujitsu LimitedInventors: Hideki Takauchi, Kohtaroh Gotoh
-
Patent number: 6870423Abstract: An output circuit has a data control circuit, a variable resistance circuit, a common-mode voltage detection circuit, an adjusting circuit. The data control circuit controls data included in an output signal according to an input signal, the variable resistance circuit is connected in series with the data control circuit between a first power supply line and a second power supply line. Further, the common-mode voltage detection circuit detects a common-mode voltage of the output signal, and the adjusting circuit adjusts a resistance of the variable resistance circuit according to an output of the common-mode voltage detection circuit. The common-mode voltage of the output signal is adjusted to equal an optional voltage, and an amplitude of the output signal is adjustable.Type: GrantFiled: April 3, 2003Date of Patent: March 22, 2005Assignee: Fujitsu LimitedInventors: Hideki Takauchi, Tomokazu Higuchi
-
Patent number: 6707727Abstract: A driver circuit transmits a signal to a receiver circuit through a signal transmission line. The driver circuit has an output driver, a front driver, and a level adjuster. The front driver drives the output driver, and the level adjuster adjusts the output level of the front driver. The output driver generates a signal whose level is variable in response to an output level of the front driver.Type: GrantFiled: April 22, 2002Date of Patent: March 16, 2004Assignee: Fujitsu LimitedInventors: Hirotaka Tamura, Hideki Takauchi, Tsz-Shing Cheung, Kohtaroh Gotoh
-
Publication number: 20030201800Abstract: A latch-type level converter has a signal-input transistor, a latch, and a clock-input transistor. The signal-input transistor, which is a high-voltage transistor, receives an input signal, and the latch holds data of the input signal received by the signal-input transistor. The clock-input transistor controls the operation in accordance with a clock. According to the latch-type level converter, not only can low-amplitude signals be accurately amplified, but also input signals having a common-mode voltage higher than the supply voltage can be received.Type: ApplicationFiled: April 3, 2003Publication date: October 30, 2003Applicant: FUJITSU LIMITEDInventors: Shinichiro Matsuo, Hideki Takauchi
-
Publication number: 20030201799Abstract: An output circuit has a data control circuit, a variable resistance circuit, a common-mode voltage detection circuit, an adjusting circuit. The data control circuit controls data included in an output signal according to an input signal, the variable resistance circuit is connected in series with the data control circuit between a first power supply line and a second power supply line. Further, the common-mode voltage detection circuit detects a common-mode voltage of the output signal, and the adjusting circuit adjusts a resistance of the variable resistance circuit according to an output of the common-mode voltage detection circuit. The common-mode voltage of the output signal is adjusted to equal an optional voltage, and an amplitude of the output signal is adjustable.Type: ApplicationFiled: April 3, 2003Publication date: October 30, 2003Applicant: FUJITSU LIMITEDInventors: Hideki Takauchi, Tomokazu Higuchi
-
Publication number: 20030076821Abstract: A multiplexer circuit, converting parallel data into serial data and synchronized with a clock signal, has a plurality of multiplexer cells that receive the parallel data. Each of the multiplexer cells has a first load, a plurality of first conductivity type transistors, and a level-changing circuit. The first conductivity type transistors are connected in series between a first power source line and a second power source line, and the level-changing circuit changes a connection node of adjacent first conductivity type transistors to a level of the first power source line.Type: ApplicationFiled: March 28, 2002Publication date: April 24, 2003Applicant: FUJITSU LIMITEDInventors: Hideki Takauchi, Kohtaroh Gotoh
-
Publication number: 20020171453Abstract: A differential amplifier circuit has a latch unit and a differential input portion. A minute current is kept to flow through the differential input portion. Therefore, the differential amplifier circuit can accurately amplify even a signal high in speed and small in amplitude.Type: ApplicationFiled: February 12, 2002Publication date: November 21, 2002Applicant: FUJITSU LIMITEDInventors: Yoshie Kanamori, Hideki Takauchi, Hideki Ishida
-
Method of and apparatus for correctly transmitting signals at high speed without waveform distortion
Publication number: 20020125933Abstract: A driver circuit transmits a signal to a receiver circuit through a signal transmission line. The driver circuit has an output driver, a front driver, and a level adjuster. The front driver drives the output driver, and the level adjuster adjusts the output level of the front driver. The output driver generates a signal whose level is variable in response to an output level of the front driver.Type: ApplicationFiled: April 22, 2002Publication date: September 12, 2002Applicant: Fujitsu LimitedInventors: Hirotaka Tamura, Hideki Takauchi, Tsz-Shing Cheung, Kohtaroh Gotoh -
Publication number: 20020113638Abstract: A termination resistor circuit, which is provided in an interface circuit through which signals are transferred, has a first termination resistor block and a second termination resistor block. The second termination resistor block differs in configuration from the first termination resistor block. The termination resistor circuit is switched between the first termination resistor block and the second termination resistor block. Therefore, the termination resistor circuit can provide a highly versatile interface circuit.Type: ApplicationFiled: October 17, 2001Publication date: August 22, 2002Applicant: FUJITSU LIMITEDInventors: Hideki Takauchi, Manabu Sasaki
-
Patent number: 6400616Abstract: A driver circuit transmits a signal to a receiver circuit through a signal transmission line. The driver circuit has an output driver, a front driver, and a level adjuster. The front driver drives the output driver, and the level adjuster adjusts the output level of the front driver. The output driver generates a signal whose level is variable in response to an output level of the front driver.Type: GrantFiled: October 27, 2000Date of Patent: June 4, 2002Assignee: Fujitsu LimitedInventors: Hirotaka Tamura, Hideki Takauchi, Tsz-shing Cheung, Kohtaroh Gotoh
-
Patent number: 6191441Abstract: A ferroelectric memory capable of writing data at a small operation voltage has an insulated-gate field effect transistor, a ferroelectric film, and a pair of capacitor electrodes formed on the ferroelectric film and facing each other, one of the pair of capacitor electrodes being electrically connected to the insulated gate. A ferroelectric memory device with a simple structure has an insulated-gate field effect transistor including a source, a drain, and an insulated gate, and a ferroelectric capacitor connected between the drain and the insulated gate.Type: GrantFiled: October 26, 1998Date of Patent: February 20, 2001Assignee: Fujitsu LimitedInventors: Masaki Aoki, Hirotaka Tamura, Hideki Takauchi, Takashi Eshita
-
Method of and apparatus for correctly transmitting signals at high speed without waveform distortion
Patent number: 6166971Abstract: A driver circuit transmits a signal to a receiver circuit through a signal transmission line. The driver circuit has an output driver, a front driver, and a level adjuster. The front driver drives the output driver, and the level adjuster adjusts the output level of the front driver. The output driver generates a signal whose level is variable in response to an output level of the front driver.Type: GrantFiled: June 1, 1999Date of Patent: December 26, 2000Assignee: Fujitsu LimitedInventors: Hirotaka Tamura, Hideki Takauchi, Tsz-shing Cheung, Kohtaroh Gotoh