Patents by Inventor Hidenori Fujii
Hidenori Fujii has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240072043Abstract: To provide a semiconductor device that includes: a semiconductor substrate provided with a semiconductor portion that is at least one of a gate insulating film, a pn junction, or a drift layer of a terminal region; an insulating film provided on the semiconductor portion; a metal electrode having an opening that overlaps the semiconductor portion in plan view and is provided on a side opposite to the semiconductor portion with respect to the insulating film in cross-sectional view; and a plated electrode provided at at least a portion of an inside of the opening using the metal electrode as a material to be plated.Type: ApplicationFiled: April 10, 2023Publication date: February 29, 2024Applicant: Mitsubishi Electric CorporationInventors: Hidenori FUJII, Koji TANAKA, Sho TANAKA, Shinya SONEDA
-
Publication number: 20240047454Abstract: A semiconductor device includes a semiconductor region provided with a semiconductor layer on a main surface side, and a first defect provided in the semiconductor layer and extending from the main surface side in a direction including a component in a thickness direction. The semiconductor region includes at least one of a diode region in which a cathode layer is provided as the semiconductor layer or an IGBT region in which a collector layer is provided as the semiconductor layer.Type: ApplicationFiled: April 4, 2023Publication date: February 8, 2024Applicant: Mitsubishi Electric CorporationInventors: Hidenori FUJII, Sho TANAKA, Shinya SONEDA, Kazuya KONISHI
-
Patent number: 11830872Abstract: A semiconductor device according to the present disclosure is an RC-IGBT in which an IGBT region 10 and a diode region 20 are provided adjacent to each other. The diode region 20 includes a p-type anode layer 25 provided on a first principal surface side of an n?-type drift layer 1, a p-type contact layer 24 provided on the first principal surface side of the p-type anode layer 25 and at a surface layer of a semiconductor substrate on the first principal surface side and connected with an emitter electrode 6, and an n+-type cathode layer 26 provided at a surface layer of the semiconductor substrate on a second principal surface side. The p-type contact layer 24 contains aluminum as p-type impurities, and the thickness of the p-type contact layer 24 is smaller than the thickness of an n+-type source layer 13 provided in the IGBT region 10.Type: GrantFiled: April 12, 2021Date of Patent: November 28, 2023Assignee: Mitsubishi Electric CorporationInventors: Kazuki Kudo, Hidenori Fujii, Tetsuo Takahashi
-
Patent number: 11715789Abstract: A transistor and a diode are formed on a common semiconductor substrate; the semiconductor substrate has a transistor region and an outer peripheral region surrounding it; the transistor region is divided into a plurality of channel regions and a plurality of non-channel regions by a plurality of gate electrodes each having a stripe shape; each of the plurality of non-channel regions has a first semiconductor layer, a second semiconductor layer, a third semiconductor layer, a fifth semiconductor layer, a first electrode, and a second electrode; the third semiconductor layer and the fifth semiconductor layer are electrically connected to the second electrode via a contact hole; and the fifth semiconductor layer is selectively provided not to be in contact with an impurity layer of a first conductivity type that is provided in the outer peripheral region and defines a boundary with a cell region.Type: GrantFiled: July 12, 2021Date of Patent: August 1, 2023Assignee: Mitsubishi Electric CorporationInventors: Tetsuo Takahashi, Hidenori Fujii, Shigeto Honda
-
Publication number: 20230083162Abstract: A diode region includes: an n-type first semiconductor layer provided on a second-main-surface side in the semiconductor substrate; an n-type second semiconductor layer provided on the first semiconductor layer; a p-type third semiconductor layer provided closer to a first main surface of the semiconductor substrate than the second semiconductor layer; a first main electrode that applies a first potential to the diode; a second main electrode that applies a second potential to the diode; and a dummy active trench gate provided so as to extend from the first main surface of the semiconductor substrate and reach the second semiconductor layer. The dummy active trench gate includes the third semiconductor layer that is not applied with the first potential to be in a floating state on at least one of two side surfaces, and the dummy active trench gate is applied with a gate potential of the transistor.Type: ApplicationFiled: June 24, 2022Publication date: March 16, 2023Applicant: Mitsubishi Electric CorporationInventors: Kazuya KONISHI, Akihiko FURUKAWA, Koichi NISHI, Hidenori FUJII, Shinya SONEDA, Yasuo KONISHI
-
Publication number: 20230049223Abstract: According to an aspect of the present disclosure, a semiconductor device includes a substrate including an IGBT region, and a diode region, a surface electrode provided on a top surface of the substrate and a back surface electrode provided on a back surface on an opposite side to the top surface of the substrate, wherein the diode region includes a first portion formed to be thinner than the IGBT region by the top surface of the substrate being recessed, and a second portion provided on one side of the first portion and thicker than the first portion.Type: ApplicationFiled: February 4, 2022Publication date: February 16, 2023Applicant: Mitsubishi Electric CorporationInventors: Hidenori FUJII, Shinya SONEDA, Takahiro NAKATANI
-
Patent number: 11575001Abstract: A semiconductor substrate has a transistor region, a diode region, and an outer peripheral region. The transistor region is divided into a plurality of transistor unit cell regions by a plurality of gate electrodes each having a stripe shape, and the diode region is divided into a plurality of diode unit cell regions by the plurality of gate electrodes. Each of the plurality of transistor unit cell regions has a third semiconductor layer of a first conductivity type provided on a first main surface side of the semiconductor substrate, a fourth semiconductor layer of a second conductivity type selectively provided on an upper layer part of the third semiconductor layer, and a fifth semiconductor layer. The fifth semiconductor layer is provided to be in contact with an impurity layer of the first conductivity type provided in the outer peripheral region, or to enter the impurity layer.Type: GrantFiled: July 12, 2021Date of Patent: February 7, 2023Assignee: Mitsubishi Electric CorporationInventors: Tetsuo Takahashi, Hidenori Fujii, Shigeto Honda
-
Patent number: 11456376Abstract: A semiconductor device includes an IGBT region and a diode region provided to be adjacent to each other in a semiconductor substrate further includes: a boundary trench having, in a position in which the IGBT region and the diode region are adjacent to each other in plan view, a bottom surface positioned in a drift layer to be deeper than an active trench or a dummy trench, and one side wall and another side wall that face each other; and a boundary trench gate electrode, which faces a base layer, an anode layer, and the drift layer via a boundary trench insulating film and is provided from the one side wall to the other side wall of the boundary trench across a region that faces the drift layer in the boundary trench.Type: GrantFiled: March 17, 2021Date of Patent: September 27, 2022Assignee: Mitsubishi Electric CorporationInventors: Kohei Sako, Tetsuo Takahashi, Hidenori Fujii
-
Publication number: 20220157809Abstract: According to an aspect of the present disclosure, a semiconductor device includes a FWD region that has, on an upper surface side of a substrate, a p-type anode region, a first p-type contact region having a higher p-type impurity concentration than the p-type anode region, and a first trench, and an IGBT region that surrounds the FWD region in plan view via a boundary region, and has an n-type emitter region, a second p-type contact region, and a second trench on the upper surface side of the substrate, wherein the first trench is formed annularly along an outer edge of the FWD region in plan view, the second trench is formed annularly along an outer edge of the boundary region in plan view, and only a p-type region is provided on an upper surface side of the boundary region.Type: ApplicationFiled: April 9, 2021Publication date: May 19, 2022Applicant: Mitsubishi Electric CorporationInventors: Tetsuo TAKAHASHI, Hidenori FUJII, Shigeto HONDA
-
Publication number: 20220109063Abstract: A transistor and a diode are formed on a common semiconductor substrate; the semiconductor substrate has a transistor region and an outer peripheral region surrounding it; the transistor region is divided into a plurality of channel regions and a plurality of non-channel regions by a plurality of gate electrodes each having a stripe shape; each of the plurality of non-channel regions has a first semiconductor layer, a second semiconductor layer, a third semiconductor layer, a fifth semiconductor layer, a first electrode, and a second electrode; the third semiconductor layer and the fifth semiconductor layer are electrically connected to the second electrode via a contact hole; and the fifth semiconductor layer is selectively provided not to be in contact with an impurity layer of a first conductivity type that is provided in the outer peripheral region and defines a boundary with a cell region.Type: ApplicationFiled: July 12, 2021Publication date: April 7, 2022Applicant: Mitsubishi Electric CorporationInventors: Tetsuo TAKAHASHI, Hidenori FUJII, Shigeto HONDA
-
Publication number: 20220109044Abstract: A semiconductor substrate has a transistor region, a diode region, and an outer peripheral region. The transistor region is divided into a plurality of transistor unit cell regions by a plurality of gate electrodes each having a stripe shape, and the diode region is divided into a plurality of diode unit cell regions by the plurality of gate electrodes. Each of the plurality of transistor unit cell regions has a third semiconductor layer of a first conductivity type provided on a first main surface side of the semiconductor substrate, a fourth semiconductor layer of a second conductivity type selectively provided on an upper layer part of the third semiconductor layer, and a fifth semiconductor layer. The fifth semiconductor layer is provided to be in contact with an impurity layer of the first conductivity type provided in the outer peripheral region, or to enter the impurity layer.Type: ApplicationFiled: July 12, 2021Publication date: April 7, 2022Applicant: Mitsubishi Electric CorporationInventors: Tetsuo TAKAHASHI, Hidenori FUJII, Shigeto HONDA
-
Publication number: 20220102341Abstract: A semiconductor device according to the present disclosure is an RC-IGBT in which an IGBT region 10 and a diode region 20 are provided adjacent to each other. The diode region 20 includes a p-type anode layer 25 provided on a first principal surface side of an n?-type drift layer 1, a p-type contact layer 24 provided on the first principal surface side of the p-type anode layer 25 and at a surface layer of a semiconductor substrate on the first principal surface side and connected with an emitter electrode 6, and an n+-type cathode layer 26 provided at a surface layer of the semiconductor substrate on a second principal surface side. The p-type contact layer 24 contains aluminum as p-type impurities, and the thickness of the p-type contact layer 24 is smaller than the thickness of an n+-type source layer 13 provided in the IGBT region 10.Type: ApplicationFiled: April 12, 2021Publication date: March 31, 2022Applicant: Mitsubishi Electric CorporationInventors: Kazuki KUDO, Hidenori FUJII, Tetsuo TAKAHASHI
-
Publication number: 20220084825Abstract: There is provided a reverse-conducting IGBT having an improved trade-off relationship between recovery losses and a forward voltage drop during diode operation. A first recombination region is provided at least in a region of a sixth semiconductor layer which is at a second main surface side of a seventh semiconductor layer and which overlaps the seventh semiconductor layer as seen in plan view.Type: ApplicationFiled: July 12, 2021Publication date: March 17, 2022Applicant: Mitsubishi Electric CorporationInventors: Tetsuo TAKAHASHI, Hidenori FUJII, Shigeto HONDA
-
Publication number: 20210384335Abstract: A semiconductor device includes an IGBT region and a diode region provided to be adjacent to each other in a semiconductor substrate further includes: a boundary trench having, in a position in which the IGBT region and the diode region are adjacent to each other in plan view, a bottom surface positioned in a drift layer to be deeper than an active trench or a dummy trench, and one side wall and another side wall that face each other; and a boundary trench gate electrode, which faces a base layer, an anode layer, and the drift layer via a boundary trench insulating film and is provided from the one side wall to the other side wall of the boundary trench across a region that faces the drift layer in the boundary trench.Type: ApplicationFiled: March 17, 2021Publication date: December 9, 2021Applicant: Mitsubishi Electric CorporationInventors: Kohei SAKO, Tetsuo TAKAHASHI, Hidenori FUJII
-
Patent number: 11107887Abstract: A semiconductor device includes: an n-type semiconductor substrate having a cell region and a termination region provided around the cell region; a p-type anode layer provided on an upper surface of the n-type semiconductor substrate in the cell region; an n-type buffer layer provided on a lower surface of the n-type semiconductor substrate; and a p-type layer provided on the lower surface of the n-type buffer layer in the termination region and deeper than the n-type buffer layer.Type: GrantFiled: June 14, 2019Date of Patent: August 31, 2021Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 10892329Abstract: The semiconductor device includes: an epitaxial layer of a first conductivity type formed on a first principal surface of a semiconductor substrate; a first semiconductor region of the first conductivity type formed from an outermost surface to an inner portion of the epitaxial layer; and a third semiconductor region of a second conductivity type formed from a bottom surface of the first semiconductor region to an inner portion of the semiconductor substrate. The method includes: (a) polishing a second principal surface opposite to the first principal surface of the semiconductor substrate above which at least a source region, a drain region, and a gate electrode are formed to thin the substrate; and (b) ion-implanting impurities of the second conductivity type from the second principal surface of the polished semiconductor substrate to form the third semiconductor region.Type: GrantFiled: June 18, 2019Date of Patent: January 12, 2021Assignee: Mitsubishi Electric CorporationInventors: Shigenori Kido, Hidenori Fujii
-
Patent number: 10763760Abstract: Provided is a technique for preventing a peak current during recovery while enhancing breakdown voltage. A semiconductor device includes the following: a p?-type anode layer having a uniform p-type impurity concentration; an n?-type layer having a distributed n-type impurity concentration; and an n+-type layer disposed with the n?-type layer interposed between the n+-type layer and the p?-type anode layer, the n+-type layer having an n-type impurity concentration that is higher than that of the n?-type layer and is uniform. The n-type impurity concentration of the n?-type layer in a portion on the p?-type-anode-layer side is lower than the p-type impurity concentration of the p?-type anode layer.Type: GrantFiled: December 11, 2018Date of Patent: September 1, 2020Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Publication number: 20200111869Abstract: A semiconductor device includes: an n-type semiconductor substrate having a cell region and a termination region provided around the cell region; a p-type anode layer provided on an upper surface of the n-type semiconductor substrate in the cell region; an n-type buffer layer provided on a lower surface of the n-type semiconductor substrate; and a p-type layer provided on the lower surface of the n-type buffer layer in the termination region and deeper than the n-type buffer layer.Type: ApplicationFiled: June 14, 2019Publication date: April 9, 2020Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 10546961Abstract: The technique disclosed in the Description adjusts a modulation level to enable prevention of partial concentration of carriers in a recovery operation. A semiconductor device includes: a semiconductor layer of a first conductivity type; a first impurity layer of the first conductivity type, the first impurity layer being partially diffused in an underside of the semiconductor layer and higher in impurity concentration than the semiconductor layer; and a plurality of second impurity layers of a second conductivity type, the second impurity layers being partially diffused in a surface of the semiconductor layer, wherein the first impurity layer is formed, in a plan view, between the second impurity layers and in a position that does not overlap the second impurity layers, and only the semiconductor layer exists between the second impurity layers in the surface of the semiconductor layer.Type: GrantFiled: September 25, 2015Date of Patent: January 28, 2020Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Publication number: 20200027952Abstract: The semiconductor device includes: an epitaxial layer of a first conductivity type formed on a first principal surface of a semiconductor substrate; a first semiconductor region of the first conductivity type formed from an outermost surface to an inner portion of the epitaxial layer; and a third semiconductor region of a second conductivity type formed from a bottom surface of the first semiconductor region to an inner portion of the semiconductor substrate. The method includes: (a) polishing a second principal surface opposite to the first principal surface of the semiconductor substrate above which at least a source region, a drain region, and a gate electrode are formed to thin the substrate; and (b) ion-implanting impurities of the second conductivity type from the second principal surface of the polished semiconductor substrate to form the third semiconductor region.Type: ApplicationFiled: June 18, 2019Publication date: January 23, 2020Applicant: Mitsubishi Electric CorporationInventors: Shigenori KIDO, Hidenori FUJII