Patents by Inventor Hideo Ohmae
Hideo Ohmae has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9314496Abstract: This invention provides a product safe for treating, improving or preventing an inflammatory bowel disease such as ulcerative colitis, and provides a product comprising an insoluble dietary fiber obtained by enzymatic treatment of seeds of a grain plant(s) or germinated young seeds thereof, as well as a food or drink or medicament comprising the product.Type: GrantFiled: December 19, 2008Date of Patent: April 19, 2016Assignee: KIRIN HOLDINGS KABUSHIKI KAISHAInventors: Hideo Ohmae, Hiroshi Murayama, Naohiro Takimoto, Yuji Sakamoto, Osamu Kanauchi, Mikio Katayama, Hiroyuki Watanabe, Yuta Komano
-
Publication number: 20120141455Abstract: This invention provides a product safe for treating, improving or preventing an inflammatory bowel disease such as ulcerative colitis, and provides a product comprising an insoluble dietary fiber obtained by enzymatic treatment of seeds of a grain plant(s) or germinated young seeds thereof, as well as a food or drink or medicament comprising the product.Type: ApplicationFiled: December 19, 2008Publication date: June 7, 2012Applicant: Kirin Holdings Kabushiki KaishaInventors: Hideo Ohmae, Hiroshi Murayama, Naohiro Takimoto, Yuji Sakamoto, Osamu Kanauchi, Mikio Katayama, Hiroyuki Watanabe, Yuta Komano
-
Patent number: 7983858Abstract: A fault test apparatus for testing a fault on each signal line in a circuit under test including signal lines includes a controller, which calculates a value of a fault excitation function for a fault signal line, using the fault excitation function representing a fitness result of a predetermined fault excitation condition between the fault signal line having a fault among the signal lines under test in the circuit under test and at least one of adjacent signal lines adjacent to the fault signal line and falling within a predetermined range from the fault signal line, based on layout information between the fault signal line and at least one adjacent signal line adjacent to the fault signal line, manufacturing parameter information, and timing information, and then, determines whether or not a dynamic fault is excited on the fault signal line based on the value of the fault excitation function.Type: GrantFiled: August 21, 2008Date of Patent: July 19, 2011Assignee: Semiconductor Technology Academic Research CenterInventors: Yuzo Takamatsu, Hiroshi Takahashi, Yoshinobu Higami, Michinobu Nakao, Takashi Aikyo, Michiaki Emori, Hideo Ohmae
-
Publication number: 20090063062Abstract: A fault test apparatus for testing a fault on each signal line in a circuit under test including signal lines includes a controller, which calculates a value of a fault excitation function for a fault signal line, using the fault excitation function representing a fitness result of a predetermined fault excitation condition between the fault signal line having a fault among the signal lines under test in the circuit under test and at least one of adjacent signal lines adjacent to the fault signal line and falling within a predetermined range from the fault signal line, based on layout information between the fault signal line and at least one adjacent signal line adjacent to the fault signal line, manufacturing parameter information, and timing information, and then, determines whether or not a dynamic fault is excited on the fault signal line based on the value of the fault excitation function.Type: ApplicationFiled: August 21, 2008Publication date: March 5, 2009Inventors: Yuzo Takamatsu, Hiroshi Takahashi, Yoshinobu Higami, Michinobu Nakao, Takashi Aikyo, Michiaki Emori, Hideo Ohmae
-
Patent number: 6798245Abstract: A first input transistor of a current mirror, in which one end is connected to a first constant current source and another end is connected to a reference potential (for example, the ground), serves as a current mirror input. A second input transistor, in which one end is connected to a second constant current source, is disposed with being separated from the first input transistor by a predetermined distance. A plurality of output transistors is distributed between the first and second input transistors. The gate-source voltages of the output transistors are substantially equal to those of the first and second input transistors. Therefore, it is possible to provide to a current mirror circuit which has a large number of output transistors, an influence due to the wiring resistance of a feeder line are remarkably reduced without increasing the wiring area for forming the feeder line.Type: GrantFiled: October 9, 2003Date of Patent: September 28, 2004Assignee: Rohm Co., Ltd.Inventor: Hideo Ohmae
-
Publication number: 20040075489Abstract: A first input transistor of a current mirror, in which one end is connected to a first constant current source and another end is connected to a reference potential (for example, the ground), serves as a current mirror input. A second input transistor, in which one end is connected to a second constant current source, is disposed with being separated from the first input transistor by a predetermined distance. A plurality of output transistors is distributed between the first and second input transistors. The gate-source voltages of the output transistors are substantially equal to those of the first and second input transistors. Therefore, it is possible to provide to a current mirror circuit which has a large number of output transistors, an influence due to the wiring resistance of a feeder line are remarkably reduced without increasing the wiring area for forming the feeder line.Type: ApplicationFiled: October 9, 2003Publication date: April 22, 2004Applicant: ROHM CO., LTD.Inventor: Hideo Ohmae
-
Patent number: 5644127Abstract: The present invention includes a light receiving unit having a first and second light receiving element which receive light emitted from a light emitting element via slits formed at a rotary disk and respectively generate detection signals whose phases differ from each other substantially by 90.degree.. A first waveform shaping circuit compares the detection signal from the first light receiving element with a reference value and generates a first detection output of a rectangular waveform. A second waveform shaping circuit compares the detection signal from the second light receiving element with the reference value and generates a second detection output of a rectangular waveform. A peak hold circuit receives the detection signal from the first light receiving element and holds the peak value thereof. A reference value generating circuit generates the reference value depending on the peak value held at the peak hold circuit.Type: GrantFiled: December 22, 1994Date of Patent: July 1, 1997Assignee: Rohm Co., Ltd.Inventor: Hideo Ohmae
-
Patent number: 5355458Abstract: A microcomputer features the provision of wiring connected to a program counter, the wiring being used for setting a bit at a particular digit position of the program counter to a logical value "0" in proportion to the storage capacity of a memory actually packaged, and when an instruction for gaining access to the rearmost storage area of the largest memory that can be packaged is executed, an address space to be accessed then is forced to be converted to the rearmost address space on the memory thus packaged on the program counter by means of the wiring, whereby data in the rearmost storage area of the memory actually packaged may be accessed with the same program. A process of producing the microcomputer comprises at least the step of setting data in a memory simultaneously with the provision of the wiring for the program counter.Type: GrantFiled: October 10, 1991Date of Patent: October 11, 1994Assignee: Rohm Co., Ltd.Inventor: Hideo Ohmae
-
Patent number: 5237698Abstract: A microcomputer that comprises a standby signal generating circuit for supplying a standby signal to a processor and an initial reset circuit for supplying an initial reset signal to the processor when supply voltage becomes lower than a predetermined value, wherein the standby signal is produced in either case where a standby condition is sustained or imposed to switch the processor from an operation mode to a standby mode so that the supply voltage may be lowered during the standby mode, is characterized by the provision of a blocking circuit for blocking the entrance of the initial reset signal into the processor according to the standby signal thus produced.Type: GrantFiled: December 3, 1991Date of Patent: August 17, 1993Assignee: Rohm Co., Ltd.Inventor: Hideo Ohmae