Patents by Inventor Hidetoshi Ishihara
Hidetoshi Ishihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150194135Abstract: This information terminal (1) includes a terminal display portion (12) and a control portion (11) performing control of transmitting an image signal configured to display an image on an external display device (2). The control portion is configured to perform control of acquiring information about the posture of the external display device and transmitting the image signal of the image according to the posture of the external display device to the external display device on the basis of the information about the posture which has been acquired.Type: ApplicationFiled: April 8, 2013Publication date: July 9, 2015Inventors: Norihiro Higashi, Kentaro Eto, Keisuke Tsukamoto, Keita Nishimura, Hidetoshi Ishihara
-
Publication number: 20140375675Abstract: An image output apparatus includes an image processing component, an OSD production component and an output component. The image processing component is configured to perform an image processing on input image data to generate processed image data. The OSD production component is configured to produce OSD data that specifies color data according to a display characteristic of a display apparatus that is configured to be connected to the image output apparatus. The output component is configured to combine the OSD data with the processed image data to output output image data.Type: ApplicationFiled: November 13, 2012Publication date: December 25, 2014Inventors: Hidetoshi Ishihara, Keisuke Tsukamoto, Kentaro Eto, Keita Nishimura, Norihiro Higashi
-
Patent number: 8875214Abstract: In a television, which can be connected to a portable information terminal, it is possible to display video based on the data of a multimedia file stored on a storage medium even in cases where there is no built-in decoder. In cases where a TV itself does not possess a decoder which can decode the data of a multimedia file selected by the user from the multimedia files stored on the USB memory, the CPU of the TV transmits to a smartphone the data of the selected multimedia file and a decoding request command to request that the data be decoded, thus receiving a video signal and/or an audio signal obtained by various types of decoders of the smartphone. Consequently, the CPU of the TV can output video and/or audio to a display unit and a speaker on the basis of the data of the selected multimedia file.Type: GrantFiled: February 6, 2013Date of Patent: October 28, 2014Assignee: Funai Electric Co., Ltd.Inventors: Hidetoshi Ishihara, Norihiro Higashi, Keita Nishimura, Kentaro Eto, Keisuke Tsukamoto
-
Publication number: 20110088612Abstract: A method for producing a silicon carbide single crystal including a steps of, loading a sublimation-raw material into a reaction vessel of a production apparatus for a silicon carbide single crystal, and placing a seed crystal for a silicon carbide single crystal in such a manner that the seed crystal substantially faces the sublimation-raw material, and re-crystallizing the sublimation-raw material sublimated by heating on a surface of the seed crystal to grow a silicon carbide single crystal, the method further including applying a thermosetting material containing silicon component to a back surface of the seed crystal before the placing the seed crystal in the reaction vessel of the production apparatus for the silicon carbide single crystal.Type: ApplicationFiled: March 18, 2009Publication date: April 21, 2011Applicant: BRIDGESTONE CORPORATIONInventors: Hidetoshi Ishihara, Tsuyoshi Motoyama, Daisuke Kondo, Sho Kumagai
-
Patent number: 7800693Abstract: Disclosed is a television receiver comprising: a receiving section to receive a broadcast signal associated with predetermined broadcasting; a video display section to display received video based on the broadcast signal received by the receiving section in a predetermined display region; a judgment region setting section to set a judgment region for judging whether or not the broadcasting has ended, the judgment region being in the display region of the video display section; a judging section to judge whether or not the broadcasting has ended, based on a received video in the judgment region of the received video corresponding to the broadcast signals; and a video stop control section to switch off the power source of the television receiver, on a basis that the judging section judges that the broadcasting has ended.Type: GrantFiled: May 31, 2006Date of Patent: September 21, 2010Assignee: Funai Electric Co., Ltd.Inventor: Hidetoshi Ishihara
-
Patent number: 7498616Abstract: A gate wiring electrode is formed into a ladder-like pattern. Moreover, between source electrodes and drain electrodes in the entire Switch MMIC, the gate wiring electrodes are disposed. Furthermore, at a cross part between the gate wiring electrode and the source electrode or the drain electrode, a nitride film having a large relative dielectric constant and a polyimide or a hollow part having a small relative dielectric constant are disposed. Accordingly, a capacitance at the cross part is reduced. Thus, a second harmonic wave level can be lowered. Moreover, a leak of a high-frequency signal between the drain electrode and the source electrode can be prevented. Thus, a third harmonic level can be lowered. Consequently, distortion characteristics of the Switch MMIC can be significantly improved.Type: GrantFiled: April 27, 2006Date of Patent: March 3, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Yuichi Kusaka, Hidetoshi Ishihara
-
Patent number: 7406255Abstract: A system controller displays all setup items on a setup screen, at the time of a setup mode in which a setup button 18a of a remote controller is depressed, in case that it is judged that a disc is not loaded on a tray of an apparatus itself, and, in case that it is judged that the disc is loaded, then, judges a type of the disc which is loaded, and on the basis of a result of that judgment, displays only a setup item which can be used for the loaded disc, and does not display a setup item which can not be used.Type: GrantFiled: June 16, 2004Date of Patent: July 29, 2008Assignee: Funai Electric Co., Ltd.Inventors: Takafumi Adachi, Hidetoshi Ishihara
-
Patent number: 7358788Abstract: Protecting elements are respectively connected between a control terminal Ctl and a ground terminal GND of a logic circuit L, between a point Cp and a ground terminal GND, and between a power supply terminal VDD and a ground terminal GND thereof. With this, an E-FET, constituting an inverter 70, and capacitors Ci and Cr can be protected from electrostatic breakdown due to external static electricity. Since the protecting element can be constituted by requisite components for the logic circuit, an additional step or structure is not especially required to provide the protecting element.Type: GrantFiled: April 27, 2006Date of Patent: April 15, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Yuichi Kusaka, Mikito Sakakibara, Hidetoshi Ishihara
-
Publication number: 20060271984Abstract: Disclosed is a television receiver comprising: a receiving section to receive a broadcast signal associated with predetermined broadcasting; a video display section to display received video based on the broadcast signal received by the receiving section in a predetermined display region; a judgment region setting section to set a judgment region for judging whether or not the broadcasting has ended, the judgment region being in the display region of the video display section; a judging section to judge whether or not the broadcasting has ended, based on a received video in the judgment region of the received video corresponding to the broadcast signals; and a video stop control section to switch off the power source of the television receiver, on a basis that the judging section judges that the broadcasting has ended.Type: ApplicationFiled: May 31, 2006Publication date: November 30, 2006Applicant: Funai Electric Co., Ltd.Inventor: Hidetoshi Ishihara
-
Publication number: 20060255403Abstract: A gate wiring electrode is formed into a ladder-like pattern. Moreover, between source electrodes and drain electrodes in the entire Switch MMIC, the gate wiring electrodes are disposed. Furthermore, at a cross part between the gate wiring electrode and the source electrode or the drain electrode, a nitride film having a large relative dielectric constant and a polyimide or a hollow part having a small relative dielectric constant are disposed. Accordingly, a capacitance at the cross part is reduced. Thus, a second harmonic wave level can be lowered. Moreover, a leak of a high-frequency signal between the drain electrode and the source electrode can be prevented. Thus, a third harmonic level can be lowered. Consequently, distortion characteristics of the Switch MMIC can be significantly improved.Type: ApplicationFiled: April 27, 2006Publication date: November 16, 2006Applicant: SANYO ELECTRIC CO., LTD.Inventors: Tetsuro Asano, Mikito Sakakibara, Yuichi Kusaka, Hidetoshi Ishihara
-
Publication number: 20060252651Abstract: Protecting elements are respectively connected between a control terminal Ctl and a ground terminal GND of a logic circuit L, between a point Cp and a ground terminal GND, and between a power supply terminal VDD and a ground terminal GND thereof. With this, an E-FET, constituting an inverter 70, and capacitors Ci and Cr can be protected from electrostatic breakdown due to external static electricity. Since the protecting element can be constituted by requisite components for the logic circuit, an additional step or structure is not especially required to provide the protecting element.Type: ApplicationFiled: April 27, 2006Publication date: November 9, 2006Applicant: SANYO ELECTRIC CO., LTDInventors: Tetsuro Asano, Yuichi Kusaka, Mikito Sakakibara, Hidetoshi Ishihara
-
Patent number: 7005688Abstract: A semiconductor switching device includes a plurality of metal layers. At least one of the metal layers forming a Schottky junction with a semi-insulating substrate or an insulating layer on a substrate. The device also includes an impurity diffusion region, and a high-concentration impurity region formed between two of the metal layers or between one of the metal layers and the impurity diffusion region so as to suppress expansion of a depletion layer from the corresponding metal layer.Type: GrantFiled: October 14, 2003Date of Patent: February 28, 2006Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Yoshibumi Nakajima, Hidetoshi Ishihara
-
Publication number: 20050179106Abstract: A Schottky barrier diode has a Schottky electrode formed on an operation region of a GaAs substrate and an ohmic electrode surrounding the Schottky electrode. The ohmic electrode is disposed directly on an impurity-implanted region formed on the substrate. A nitride film insulates the ohmic electrode from a wiring layer connected to the Schottky electrode crossing over the ohmic electrode. The planar configuration of this device does not include the conventional polyimide layer, and thus has a better high frequency characteristics than conventional devices.Type: ApplicationFiled: April 12, 2005Publication date: August 18, 2005Applicant: Sanyo Electric Company, Ltd.Inventors: Tetsuro Asano, Katsuaki Onoda, Yoshibumi Nakajima, Shigeyuki Murai, Hisaaki Tominaga, Koichi Hirata, Mikito Sakakibara, Hidetoshi Ishihara
-
Patent number: 6914280Abstract: Since a 5 GHz-band broadband has a frequency twice that of 2.4 GHz, the parasitic capacitance greatly influences deterioration in isolation of a switching device used in this frequency region. Therefore, to improve isolation, a shunt FET is added to the device. The switching device also includes a protecting element that has a first n+-type region, an insulating region and a second n+-type region. This protecting element is connected in parallel between two electrodes of the shunt FET. Since electrostatic charges are discharged between the first and second n+-type regions, the electrostatic energy reaching an operation region of the shunt FET can be reduced without an increase in parasitic capacitance.Type: GrantFiled: October 17, 2003Date of Patent: July 5, 2005Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Yoshibumi Nakajima, Hidetoshi Ishihara
-
Publication number: 20050028196Abstract: A system controller displays all setup items on a setup screen, at the time of a setup mode in which a setup button 18a of a remote controller is depressed, in case that it is judged that a disc is not loaded on a tray of an apparatus itself, and, in case that it is judged that the disc is loaded, then, judges a type of the disc which is loaded, and on the basis of a result of that judgment, displays only a setup item which can be used for the loaded disc, and does not display a setup item which can not be used.Type: ApplicationFiled: June 16, 2004Publication date: February 3, 2005Inventors: Takafumi Adachi, Hidetoshi Ishihara
-
Publication number: 20040211990Abstract: A semiconductor switching device includes a plurality of metal layers. At least one of the metal layers forming a Schottky junction with a semi-insulating substrate or an insulating layer on a substrate. The device also includes an impurity diffusion region, and a high-concentration impurity region formed between two of the metal layers or between one of the metal layers and the impurity diffusion region so as to suppress expansion of a depletion layer from the corresponding metal layer.Type: ApplicationFiled: October 14, 2003Publication date: October 28, 2004Applicant: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Yoshibumi Nakajima, Hidetoshi Ishihara
-
Patent number: 6787871Abstract: An integrated Schottky barrier diode chip includes a compound semiconductor substrate, a plurality of Schottky barrier diodes formed on the substrate and an insulating region formed on the substrate by an on implantation. The insulating region electrically separates a portion of a diode at a cathode voltage from a portion of the diode at an anode voltage. Because of the absence of a polyimide layer and trench structures, this planar device configuration results in simpler manufacturing method and improved device characteristics.Type: GrantFiled: October 30, 2002Date of Patent: September 7, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Katsuaki Onoda, Yoshibumi Nakajima, Shigeyuki Murai, Hisaaki Tominaga, Koichi Hirata, Mikito Sakakibara, Hidetoshi Ishihara
-
Patent number: 6777277Abstract: A Schottky barrier diode has a Schottky contact region formed in an n epitaxial layer disposed on a GaAs substrate and an ohmic electrode surrounding the Schottky contact region. The ohmic electrode is disposed directly on an impurity-implanted region formed on the substrate. An insulating region is formed through the n epitaxial layer so that an anode bonding pad is isolated form other elements of the device at a cathode voltage. The planar configuration of this device does not include the conventional polyimide layer, and thus has a better high frequency characteristics than conventional devices.Type: GrantFiled: July 26, 2002Date of Patent: August 17, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Katsuaki Onoda, Yoshibumi Nakajima, Shigeyuki Murai, Hisaaki Tominaga, Koichi Hirata, Mikito Sakakibara, Hidetoshi Ishihara
-
Publication number: 20040130380Abstract: Since a 5 GHz-band broadband has a frequency twice that of 2.4 GHz, the parasitic capacitance greatly influences deterioration in isolation of a switching device used in this frequency region. Therefore, to improve isolation, a shunt FET is added to the device. The switching device also includes a protecting element that has a first n+-type region, an insulating region and a second n+-type region. This protecting element is connected in parallel between two electrodes of the shunt FET. Since electrostatic charges are discharged between the first and second n+-type regions, the electrostatic energy reaching an operation region of the shunt FET can be reduced without an increase in parasitic capacitance.Type: ApplicationFiled: October 17, 2003Publication date: July 8, 2004Applicant: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Yoshibumi Nakajima, Hidetoshi Ishihara
-
Patent number: 6682968Abstract: A Schottky barrier diode has a Schottky electrode formed on an operation region of a GaAs substrate and an ohmic electrode surrounding the Schottky electrode. The ohmic electrode is disposed directly on an impurity-implanted region formed on the substrate. A nitride film insulates the ohmic electrode from a wiring layer connected to the Schottky electrode crossing over the ohmic electrode. The planar configuration of this device does not include the conventional polyimide layer, and thus has a better high frequency characteristics than conventional devices.Type: GrantFiled: July 26, 2002Date of Patent: January 27, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Katsuaki Onoda, Yoshibumi Nakajima, Shigeyuki Murai, Hisaaki Tominaga, Koichi Hirata, Mikito Sakakibara, Hidetoshi Ishihara