Patents by Inventor Hillery Hunter
Hillery Hunter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11755717Abstract: A method, apparatus, system, and computer program product for configuring a computing environment. A configuration profile is identified by a computer system for the computing environment that is to be deployed in which the computing environment meets a security policy to run an application in the computing environment. A determination is made, by the computer system, as to whether the configuration profile for the computing environment meets the security policy for running the application in the computing environment. The configuration profile for the computing environment is deployed, by the computer system, to configure the computing environment for the application in response to the configuration profile meeting the security policy.Type: GrantFiled: March 18, 2021Date of Patent: September 12, 2023Assignee: International Business Machines CorporationInventors: Adam Robert Geiger, Nataraj Nagaratnam, Dinakaran Joseph, Michael S. Law, Priyank Narvekar, Hillery Hunter
-
Publication number: 20220300603Abstract: A method, apparatus, system, and computer program product for configuring a computing environment. A configuration profile is identified by a computer system for the computing environment that is to be deployed in which the computing environment meets a security policy to run an application in the computing environment. A determination is made, by the computer system, as to whether the configuration profile for the computing environment meets the security policy for running the application in the computing environment. The configuration profile for the computing environment is deployed, by the computer system, to configure the computing environment for the application in response to the configuration profile meeting the security policy.Type: ApplicationFiled: March 18, 2021Publication date: September 22, 2022Inventors: Adam Robert Geiger, Nataraj Nagaratnam, Dinakaran Joseph, Michael S. Law, Priyank Narvekar, Hillery Hunter
-
Patent number: 11074968Abstract: A system and method for storing data that includes at least one memory device having a plurality of memory cells for storing data; and a memory control circuit that manages the read current and read pulse width applied to the memory cells, wherein the at least one memory device has a read current circuit configured to utilize adjustments to at least one of the read current or the read pulse width applied to the memory cells. In response to a request to read a group of the memory cells, the memory control circuit in an example, in response to determining that a comparative temperature value exceeds a first threshold, is configured to perform at least one of reducing the read current and/or increasing the read pulse width to be applied to the group of memory devices to be read.Type: GrantFiled: November 22, 2019Date of Patent: July 27, 2021Assignee: International Business Machines CorporationInventors: Saravanan Sethuraman, Karthick Rajamani, Venkata K. Tavva, Hillery Hunter, Chitra Subramanian
-
Publication number: 20210158866Abstract: A system and method for storing data that includes at least one memory device having a plurality of memory cells for storing data; and a memory control circuit that manages the read current and read pulse width applied to the memory cells, wherein the at least one memory device has a read current circuit configured to utilize adjustments to at least one of the read current or the read pulse width applied to the memory cells. In response to a request to read a group of the memory cells, the memory control circuit in an example, in response to determining that a comparative temperature value exceeds a first threshold, is configured to perform at least one of reducing the read current and/or increasing the read pulse width to be applied to the group of memory devices to be read.Type: ApplicationFiled: November 22, 2019Publication date: May 27, 2021Inventors: Saravanan Sethuraman, Karthick Rajamani, Venkata K. Tavva, Hillery Hunter, Chitra Subramanian
-
Patent number: 10949122Abstract: A computer-implemented method, according to one embodiment, includes: determining a current temperature associated with an intended storage location in memory for data in a write request, determining a percentage of first logical states included in a binary representation of the data in the received write request, selecting a write management operation in response to determining that the current temperature associated with the intended storage location is outside a predetermined range, and sending one or more instructions to perform the write management operation. Moreover, the write management operation corresponds to the determined percentage of first logical states included in the binary representation. Other systems, methods, and computer program products are described in additional embodiments.Type: GrantFiled: May 20, 2019Date of Patent: March 16, 2021Assignee: International Business Machines CorporationInventors: Saravanan Sethuraman, Venkata K. Tavva, Adam J. McPadden, Hillery Hunter
-
Publication number: 20190339909Abstract: A computer-implemented method, according to one embodiment, includes: determining a current temperature associated with an intended storage location in memory for data in a write request, determining a percentage of first logical states included in a binary representation of the data in the received write request, selecting a write management operation in response to determining that the current temperature associated with the intended storage location is outside a predetermined range, and sending one or more instructions to perform the write management operation. Moreover, the write management operation corresponds to the determined percentage of first logical states included in the binary representation. Other systems, methods, and computer program products are described in additional embodiments.Type: ApplicationFiled: May 20, 2019Publication date: November 7, 2019Inventors: Saravanan Sethuraman, Venkata K. Tavva, Adam J. McPadden, Hillery Hunter
-
Patent number: 10379784Abstract: A computer-implemented method, according to one embodiment, includes: receiving a write request, determining an intended storage location in memory for data in the received write request, determining a current temperature associated with the intended storage location, determining a percentage of first logical states included in a binary representation of the data in the received write request, selecting a write management operation in response to determining that the current temperature associated with the intended storage location is outside a predetermined range, and sending one or more instructions to perform the write management operation. Moreover, the write management operation corresponds to the determined percentage of first logical states included in the binary representation. Other systems, methods, and computer program products are described in additional embodiments.Type: GrantFiled: May 3, 2018Date of Patent: August 13, 2019Assignee: International Business Machines CorporationInventors: Saravanan Sethuraman, Venkata K. Tavva, Adam J. McPadden, Hillery Hunter
-
Patent number: 9058896Abstract: A refresh of a DRAM having at least a fast and a slow refresh rate includes encoding a pointer on a row or rows with refresh information, reading the refresh information, and incrementing a fast refresh address counter with the refresh information. The refresh may be performed by encoding one or more cells on a row that may require a fast refresh, one or more cells on a group of rows that may require a fast refresh, or one or more cells on a row that may not require a fast refresh.Type: GrantFiled: August 29, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Michele M. Franceschini, Hillery Hunter, Ashish Jagmohan, Charles A. Kilmer, Kyu-Hyoun Kim, Luis A. Lastras, Moinuddin K. Qureshi
-
Publication number: 20140063997Abstract: A refresh of a DRAM having at least a fast and a slow refresh rate includes encoding a pointer on a row or rows with refresh information, reading the refresh information, and incrementing a fast refresh address counter with the refresh information. The refresh may be performed by encoding one or more cells on a row that may require a fast refresh, one or more cells on a group of rows that may require a fast refresh, or one or more cells on a row that may not require a fast refresh.Type: ApplicationFiled: August 29, 2012Publication date: March 6, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michele M. Franceschini, Hillery Hunter, Ashish Jagmohan, Charles A. Kilmer, Kyu-Hyoun Kim, Luis A. Lastras, Moinuddin K. Qureshi
-
Publication number: 20140043927Abstract: A method for determining an optimized refresh rate involves testing a refresh rate on rows of cells, determining an error rate of the rows, evaluating the error rate of the rows; and repeating these steps for a decreased refresh rate until the error rate is greater than a constraint, at which point a slow refresh rate is set.Type: ApplicationFiled: August 8, 2012Publication date: February 13, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michele M. Franceschini, Hillery Hunter, Ashish Jagmohan, Charles A. Kilmer, Kyu-Hyoun Kim, Luis A. Lastras, Moinuddin K. Qureshi
-
Publication number: 20080016399Abstract: A method for monitoring event occurrences from a plurality of processor units at a centralized location via a dedicated bus coupled between the plurality of processor units and the centralized location. In particular, the method comprises receiving, at the centralized location, data indicative of cumulative events occurring at one of the processor units, and storing the data in a first temporary memory. The data is then stored in a register based on a tag identifier affixed to the data in an instance where the tag identifier provides indicia of one of the plurality of processor units.Type: ApplicationFiled: July 10, 2007Publication date: January 17, 2008Inventors: HILLERY HUNTER, Ravi Nair
-
Publication number: 20050188276Abstract: A method for monitoring event occurrences from a plurality of processor units at a centralized location via a dedicated bus coupled between the plurality of processor units and the centralized location. In particular, the method comprises receiving, at the centralized location, data indicative of cumulative events occurring at one of the processor units, and storing the data in a first temporary memory. The data is then stored in a register based on a tag identifier affixed to the data in an instance where the tag identifier provides indicia of one of the plurality of processor units.Type: ApplicationFiled: February 10, 2004Publication date: August 25, 2005Inventors: Hillery Hunter, Ravi Nair
-
Publication number: 20050117692Abstract: Method and apparatus for monitoring event occurrences, e.g., from an event signal, where a register and a counter are employed. In one embodiment, the register is designed to have a capture bit for capturing the occurrence of a monitored event. The shifting of the stored information within the capture bit to other bit locations within the register is controlled by a shift rate signal operating at a particular interval time period. At the expiration of the interval time period, the stored information in the capture bit is shifted within the register, where the capture bit is now free to detect the next occurrence of the monitored event. Since the register has a finite number of bit locations, as the captured information exists and/or enters the register, a counter is triggered to record the number of occurrences of monitored events.Type: ApplicationFiled: December 1, 2003Publication date: June 2, 2005Inventors: Hillery Hunter, Ravi Nair