Patents by Inventor Hiroaki Ishii
Hiroaki Ishii has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250242467Abstract: This disclosure relates to a polishing method and a substrate treating apparatus. The polishing method includes a rotating step of rotating a substrate W in a horizontal posture, an etching step of supplying an etching solution to a back face of the substrate W to remove a film formed on the back face of the substrate W, and a polishing step of polishing the back face of the substrate W in a chemo-mechanical grinding manner by contacting a polisher 96 against the back face of the substrate W after the film on the back face of the substrate W is removed, the polisher 96 having a resin body where abrasive grains are distributed.Type: ApplicationFiled: April 19, 2022Publication date: July 31, 2025Inventors: Hiroaki ISHII, Junichi ISHII
-
Publication number: 20250239454Abstract: This disclosure relates to a substrate treating method and a substrate treating system. The substrate treating method includes a rotating step of rotating a substrate in a horizontal posture by a holding rotator, a polishing step of performing polishing to a back face of the substrate in a chemo-mechanical grinding manner by contacting a polisher against the back face of the rotating substrate, the polisher having a resin body where abrasive grains are distributed, a heating step of heating the substrate while the polishing is performed, a resist coating step of coating a front face of the substrate, whose back face is subject to the polishing, with a resist, and an exposing step of exposing the resist with which the front face of the substrate is coated.Type: ApplicationFiled: October 17, 2022Publication date: July 24, 2025Inventors: Hiroaki ISHII, Junichi ISHII
-
Publication number: 20250239455Abstract: The present invention relates to a substrate processing method and a substrate processing apparatus. A substrate processing method includes: a substrate rotating step of rotating a substrate made of silicon in a horizontal orientation; a chemical liquid mixture discharging step of causing a chemical liquid nozzle to discharge a chemical liquid mixture including hydrofluoric acid and ozonated water onto a rear surface of the substrate being rotated; a polishing tool pressing step of pressing a polishing tool that has a resin body including dispersed abrasive grains, against the rear surface of the substrate being rotated, while causing a fixed nozzle to discharge a rinsing liquid onto the rear surface of the substrate being rotated, after the chemical liquid mixture discharging step; and a polishing tool moving step of moving the polishing tool between a center of the substrate and a perimeter of the substrate while the polishing tool pressing step is being performed.Type: ApplicationFiled: November 25, 2022Publication date: July 24, 2025Inventors: Tsungju LIN, Hiroaki ISHII
-
Publication number: 20250205752Abstract: The present invention relates to a substrate processing method and a substrate processing apparatus.Type: ApplicationFiled: November 25, 2022Publication date: June 26, 2025Inventors: Tsungju LIN, Hiroaki ISHII
-
Publication number: 20250199765Abstract: A computing-in-memory (CIM) circuit includes an input circuit to receive N first inputs and N second inputs; N summing circuits, each configured to combine the first exponent and the second exponent of one of the N input pairs to generate one of N exponent sums; a selector circuit to select a largest exponent sum; N subtractor circuits, each configured to calculate one of N exponent differences, each equal to a difference between one of the N exponent sums and the largest exponent sum; N comparator circuits, each configured to: compare the exponent difference with an exponent sum threshold, and generate one of N control signals based on the comparison; and N multiplier circuits, each configured to selectively multiply the corresponding first mantissa by the corresponding second mantissa of the corresponding input pair based on the respective control signal, so as to generate a corresponding one of N mantissa products.Type: ApplicationFiled: April 3, 2024Publication date: June 19, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hiroaki Ishii
-
Publication number: 20250199760Abstract: A memory circuit includes a memory array comprising a first portion comprising a plurality of first memory cells, and a second portion comprising a plurality of second memory cells. The memory circuit includes an input/output (I/O) circuit physically disposed next to the memory array along a first lateral direction. The I/O circuit is operatively coupled to the first portion and the second portion through a first access line and a second access line, respectively. The memory circuit includes a first pre-charge circuit physically disposed opposite the first portion from the I/O circuit, and configured to charge the first access line prior to accessing the first memory cells. The memory circuit includes a second pre-charge circuit physically disposed opposite the second portion from the first pre-charge circuit, and configured to charge at least a portion of the second access line prior to accessing the second memory cells.Type: ApplicationFiled: April 16, 2024Publication date: June 19, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hiroaki Ishii
-
Patent number: 12324260Abstract: A multiplying image sensor includes a semiconductor layer having a first surface and a second surface and a wiring layer provided on the second surface. The semiconductor layer includes a plurality of pixels arranged along the first surface. Each of the plurality of pixels includes a first semiconductor region, a second semiconductor region formed on the second surface side with respect to at least a part of the first semiconductor region and divided for each of the plurality of pixels, and a well region formed in the second semiconductor region so as to be separated from the first semiconductor region and forming a part of a pixel circuit. At least a part of the first semiconductor region and at least a part of the second semiconductor region form an avalanche multiplication region.Type: GrantFiled: November 11, 2020Date of Patent: June 3, 2025Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Mitsuhito Mase, Jun Hiramitsu, Hiroaki Ishii, Yuma Tanaka, Toshinori Ito
-
Publication number: 20250149358Abstract: A substrate treating apparatus includes an indexer robot configured to load and unload a substrate to and from a carrier, a polishing unit configured to polish a back face of the substrate while heating the substrate, and a substrate transporting robot configured to transport the substrate, fed from the indexer robot, to the polishing unit. The polishing unit includes a holding rotator configured to rotate the substrate while holding the substrate in a horizontal posture, a hot plate configured to heat the substrate, and a polisher configured to polish the back face of the substrate in a chemo-mechanical grinding manner by contacting against the back face of the substrate that is rotated while being heated.Type: ApplicationFiled: April 19, 2022Publication date: May 8, 2025Inventors: Hiroaki ISHII, Junichi ISHII
-
Patent number: 12293935Abstract: The substrate processing apparatus includes a suction holding mechanism, a rotation mechanism, a plurality of lift pins, a vertical movement mechanism, and a horizontal movement mechanism. The suction holding mechanism sucks and holds a substrate. The rotation mechanism rotates the suction holding mechanism holding the substrate about the rotation axis. The vertical movement mechanism moves the plurality of lift pins in the vertical direction. A sensor measures the eccentric state of the substrate W held by the suction holding mechanism. The vertical movement mechanism supports the substrate from the suction holding mechanism by moving the plurality of lift pins and the horizontal movement mechanism moves the plurality of lift pins based on the eccentric state of the substrate measured by the sensor in a state where the substrate is supported.Type: GrantFiled: November 5, 2020Date of Patent: May 6, 2025Assignee: SCREEN Holdings Co., Ltd.Inventors: Yosuke Yasutake, Hiroaki Ishii, Wataru Sakai, Yutaka Ikegami
-
Patent number: 12254848Abstract: A display device includes a display panel, a gate driver; a source driver, supplying gradation voltage signals to multiple pixel parts via multiple data lines based on a video data signal, and supplying to the gate driver a gate control signal; and a video data transmission part, transmitting the video data signal to the source driver by using LVDS. The video data transmission part assigns, to an empty region that is a region other than regions assigned to multiple pixel data pieces forming one pixel of the video data signal in each data packet defined for a time of transmitting the video data signal for one pixel by using LVDS, an arithmetic value calculated based on the pixel data pieces, and transmits to the source driver together with the pixel data pieces as the video data signal.Type: GrantFiled: April 17, 2024Date of Patent: March 18, 2025Assignee: LAPIS Technology Co., Ltd.Inventor: Hiroaki Ishii
-
Patent number: 12223880Abstract: A control device is for use in a case where frame periods, each being a period in which one image continues to be displayed, vary in length within a given range or temporarily become stable in length on a frame-by-frame basis, and accurate lengths of the frame periods are not known beforehand. The control device changes a total number of subframe periods to reconfigure the frame period with n subframe periods, where n is an integer of two or more, regardless of the frame period input, and causes the display of the image. The control device includes a signal processor that outputs an output video signal according to a first input video signal on a subframe-period-by-subframe-period basis; and a controller that supplies the output video signal output from the signal processor and a control signal for controlling an operation of the display panel to the display panel.Type: GrantFiled: October 14, 2022Date of Patent: February 11, 2025Assignee: JDI DESIGN AND DEVELOPMENT G.K.Inventors: Hiroaki Ishii, Toshiyuki Kato
-
Publication number: 20250018523Abstract: This disclosure relates to a polishing device, a substrate treating apparatus, and a polishing method. The polishing device includes a polishing unit 22. The polishing unit 22 includes a holding rotator 35 configured to rotate the substrate W while holding the substrate W in a horizontal posture, a hot plate 45 configured to heat the substrate W, and a polisher 96 having a resin body where abrasive grains are distributed and configured to polish a back face of the substrate W in a chemo-mechanical grinding manner by contacting against the back face of the substrate W that is rotated while being heated.Type: ApplicationFiled: April 19, 2022Publication date: January 16, 2025Inventors: Hiroaki ISHII, Junichi ISHII
-
Publication number: 20250006522Abstract: In a substrate treating apparatus, an indexer block, a polishing block, a coating block, and an interface block are arranged horizontally and linearly in this order. The coating block includes a coating unit PR-configured to coat a front face of a substrate with a resist. The polishing unit includes a polishing unit configured to polish a back face of the substrate. The polishing unit includes a holding rotator configured to rotate the substrate while holding the substrate in a horizontal posture, a heating member configured to heat the substrate, and a polisher having a resin body where abrasive grains are distributed and configured to polish the back face of the substrate in a chemo-mechanical grinding manner by contacting against the back face of the substrate that is rotated while being heated.Type: ApplicationFiled: October 26, 2022Publication date: January 2, 2025Inventors: Hiroaki ISHII, Junichi ISHII
-
Patent number: 12128451Abstract: The substrate processing system is provided with a first substrate holding unit which includes a first base that faces from below a substrate having a protected target surface and a cleaning target surface on the opposite side of the protected target surface and holds the substrate in a first posture in which the protected target surface is facing upward, a protective film coating nozzle which coats a protective film at least at a peripheral edge portion of the protected target surface of the substrate that is held by the first substrate holding unit, a first turning unit which turns around the substrate while in contact with a peripheral edge portion of the substrate so that the posture of the substrate can be changed from the first posture to a second posture in which the protected target surface is facing downward, a second substrate holding unit which includes a second base that faces the substrate from below and holds the substrate in the second posture, and a cleaning unit which cleans the cleaning targType: GrantFiled: December 17, 2021Date of Patent: October 29, 2024Assignee: SCREEN Holdings Co., Ltd.Inventors: Hiroaki Ishii, Junichi Ishii, Kazuhiro Honsho
-
Publication number: 20240355304Abstract: A display device includes a display panel, a gate driver; a source driver, supplying gradation voltage signals to multiple pixel parts via multiple data lines based on a video data signal, and supplying to the gate driver a gate control signal; and a video data transmission part, transmitting the video data signal to the source driver by using LVDS. The video data transmission part assigns, to an empty region that is a region other than regions assigned to multiple pixel data pieces forming one pixel of the video data signal in each data packet defined for a time of transmitting the video data signal for one pixel by using LVDS, an arithmetic value calculated based on the pixel data pieces, and transmits to the source driver together with the pixel data pieces as the video data signal.Type: ApplicationFiled: April 17, 2024Publication date: October 24, 2024Applicant: LAPIS Technology Co., Ltd.Inventor: Hiroaki ISHII
-
Patent number: 12106725Abstract: A control device for a display panel for applications where a frame period in which a same image continues to be displayed varies from frame to frame within a certain range or the frame period is temporarily stable across frames and where a precise frame period is undetermined beforehand. The control device controls the display panel such that, when a frame having a length exceeding a preset number of lines is input, the display panel displays an image over a frame period corresponding to the preset number of lines and an added period added after the frame period. The added period includes one or more individual added periods each including a light emission period and a light extinction period, and the one or more individual added periods are each a period corresponding a predetermined number of lines.Type: GrantFiled: October 4, 2022Date of Patent: October 1, 2024Assignee: JDI DESIGN AND DEVELOPMENT G.K.Inventors: Hiroaki Ishii, Toshiyuki Kato
-
Publication number: 20240312429Abstract: A display device includes: a display panel, including a first substrate having a display area, display wiring including a plurality of source lines and a plurality of gate lines formed in the display area, and first wiring formed in an area outside the display area of the first substrate; and a source driver, provided outside the first substrate, including a temperature calculator that calculates a temperature of the first substrate based on a potential difference between one end and the other end of the first wiring, the source driver driving the plurality of source lines.Type: ApplicationFiled: March 12, 2024Publication date: September 19, 2024Applicant: LAPIS Technology Co., Ltd.Inventor: Hiroaki ISHII
-
Patent number: 12067953Abstract: A source driver includes an output buffer. The output buffer includes: an amplifying unit; a first current control unit that includes a first constant current source and a second constant current source; and a second current control unit that includes a third constant current source and a fourth constant current source. The first constant current source is disposed on a first supply line. The second constant current source is disposed on a second supply line. The third constant current source is connected in parallel to the first supply line, supplies the first power supply voltage to the amplifying unit, and allows turning on and off the supply. The fourth constant current source is connected in parallel to the second supply line, supplies the second power supply voltage to the amplifying unit, and allows turning on and off the supply.Type: GrantFiled: September 22, 2023Date of Patent: August 20, 2024Assignee: LAPIS Technology Co., Ltd.Inventor: Hiroaki Ishii
-
Publication number: 20240218736Abstract: A connector 11 which is connected to a second guide unit 73 positioned at one end in a Z-axis direction of a second guide 7 stored in a second storage portion 23 of a slidable frame 2, forms a free end 71, and is longitudinal in an X-axis direction has a female part 111 and a male part 112 that is fixable to and separate from the female part 111, the female part 111 has, at the other end portion in the Z-axis direction, a pair of connecting pieces 111b opposing to each other in a Y-axis direction, in which a third opening 111a, in which each of second pins 73c of a second guide unit 73 is loosely fitted, is opened, a fourth opening 111c for fastening is opened in the X-axis direction at one end portion in the Z-axis direction of the female part 111 and a hollow receiving portion 111d extending in the Z-axis direction is formed in the female part 111, the male part 112 is storable in the receiving portion 111d of the female part 111, one end and the other end of a tension member 8 are fixed to the male part 11Type: ApplicationFiled: June 2, 2021Publication date: July 4, 2024Inventors: Yasubumi OKACHI, Yuichiro NISHIOKA, Hiroaki ISHII
-
Patent number: D1042587Type: GrantFiled: February 1, 2022Date of Patent: September 17, 2024Assignee: NIKON CORPORATIONInventors: Hiroaki Ishii, Masanori Hasuda, Kenji Tonegawa